OLED Array Substrate Layout for Uniform IR-Drop Compensation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In OLED display apparatuses, IR drops across the cathode lead to non-uniform voltage levels and display illuminance, resulting in non-uniformity of the display panel.

Innovation Solution

The array substrate incorporates detection and compensation lead lines that detect and compensate signals in subpixels, with these lines being spaced apart from alternating current signal lines to prevent interference, and includes a pixel driving circuit with a storage capacitor and thin film transistors to maintain signal accuracy.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Illumination intensity

If detection and compensation lead lines are added to compensate for IR drops, then display uniformity is improved, but device complexity increases

Engineering Contradiction:
Improvedisplay uniformityVSAvoidcircuit complexity
Core Design Contradiction:
Illumination intensityVSDevice complexity

Solution Approach 1:

The patent combines the detection and compensation functions into integrated lead lines that are embedded within the existing pixel circuit structure. The detection lead lines and compensation lead lines are merged with the signal transmission paths, allowing simultaneous detection of voltage drops and compensation without requiring completely separate circuit structures.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The patent introduces intermediate compensation lead lines that act as mediators between the power supply and the light emitting elements. These lead lines include compensation electrodes and insulation layers that facilitate voltage compensation while isolating different electrical signals, effectively mediating the IR drop compensation process.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If detection and compensation lead lines are spaced apart from AC signal lines, then signal interference is reduced, but manufacturing precision requirements increase

Engineering Contradiction:
Improvesignal integrityVSAvoidline spacing precision
Core Design Contradiction:
ReliabilityVSManufacturing precision

Solution Approach 1:

The patent applies different spacing requirements to different regions of the lead lines. Detection lead lines are spaced closer to their associated signal lines while compensation lead lines maintain greater distance from AC signal lines. The insulation layers are selectively applied in specific regions where interference risk is highest, rather than uniformly across the entire structure.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent uses insulation layers to create equipotential regions around compensation lead lines, effectively isolating them from AC signal lines. The insulation layers ensure that compensation signals maintain stable voltage levels without being affected by adjacent AC signals, achieving electrical isolation through controlled potential zones.

Inventive Principle:
Principle #12Equipotentiality

Data Source

PatentEP4035209B1Array substrate, display apparatus, method of fabricating array substrate, and pixel driving circuit
Publication Date: 2025.09.03 BOE TECHNOLOGY GROUP CO LTD
  • EP4035209B1 patent drawingFigure 1
  • EP4035209B1 patent drawingFigure 2
  • EP4035209B1 patent drawingFigure 3~4

AI summary

An array substrate includes an array of a plurality of subpixels including a plurality of columns of subpixels respectively spaced apart by a plurality of inter-subpixel regions; a plurality of pixel driving circuits respectively driving light emission of the plurality of subpixels; and a plurality of detection and compensation lead lines respectively configured to respectively detect signals in the plurality of subpixels and respectively compensate signals in the plurality of subpixels. A respective one of a plurality of detection and compensation lead lines is disposed in a first inter-subpixel region between two directly adjacent columns of subpixels. The respective one of the plurality of detection and compensation lead lines is spaced apart by at least one columns of subpixels from a signal line configured to transmit an alternating current and arranged along a direction parallel to the respective one of the plurality of detection and compensation lead lines.