OLED Cathode Supply Network Layout for Uniform Panel Voltage
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing OLED display panels face challenges in efficiently distributing voltage signals to light emitting elements, leading to irregular illumination due to IR drops and signal interference, which affect display quality.
Innovation Solution
The display panel incorporates an interconnected low voltage supply network with signal lines in both the display and peripheral areas, featuring a planarization layer and multiple signal layers to minimize resistance and interference, ensuring uniform voltage distribution across subpixels.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If voltage supply networks are formed in separate layers without interconnection, then manufacturing process is simpler, but voltage signal distribution is incomplete and device functionality is compromised
Solution Approach 1:
The patent transitions from a single-layer voltage supply network to a multi-layer interconnected network. First voltage supply networks and second voltage supply networks are formed in different layers (first and second signal line layers), with conductive patterns providing vertical interconnection between layers. This dimensional expansion enables complete voltage signal distribution to all light emitting elements while maintaining manageable complexity through systematic layering.
Solution Approach 2:
The voltage supply network is segmented into multiple independent but interconnected components: first voltage supply networks in a first layer, second voltage supply networks in a second layer, and conductive patterns for inter-layer connection. This segmentation allows each layer to be manufactured and optimized independently while collectively achieving complete coverage and redundancy for reliable voltage signal distribution.
2Area of stationary object
If signal lines are routed through peripheral areas only, then manufacturing precision requirements are reduced, but display area coverage is insufficient for large panels
Solution Approach 1:
The patent extends voltage supply networks from peripheral-area-only routing to multi-layer coverage across the entire display area. By utilizing multiple signal line layers with conductive patterns for vertical interconnection, the system achieves comprehensive coverage of large display areas without excessive routing complexity in any single layer, effectively distributing the precision requirements across multiple manageable layers.
3Reliability
If multiple signal line layers are used for voltage supply, then voltage signal distribution completeness is improved, but manufacturing process complexity increases
Solution Approach 1:
The patent combines multiple voltage supply networks across different layers through conductive patterns, merging their functions to achieve complete and redundant voltage signal distribution. The first and second voltage supply networks in different layers work together as an integrated system, with conductive patterns providing vertical interconnection that unifies their operation while allowing independent optimization of each layer's routing.
Solution Approach 2:
The multi-layer voltage supply network structure serves multiple functions simultaneously: it provides complete voltage signal distribution across large display areas, offers redundant pathways for improved reliability, and enables independent optimization of each layer's routing to avoid congestion. The conductive patterns serve both as inter-layer connectors and as part of the overall voltage distribution architecture.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
A display panel is provided. The display panel includes a plurality of light emitting elements; and an interconnected first voltage supply network configured to provide a first voltage signal to cathodes of the plurality of light emitting elements. The interconnected first voltage supply network includes signal lines in a display area (DA) of the display panel, the display area (DA) being at least partially surrounded by a peripheral area (PA). The signal lines include a plurality of first signal lines (Vss1) in a first signal line layer (SL1) and a plurality of second signal lines (Vss2) in a second signal line layer (SL2). The display panel further includes a planarization layer (PLN) between the first signal line layer (SL1) and the second signal line layer (SL2). The plurality of first signal lines (Vss1) are electrically connected to the plurality of second signal lines (Vss2).