OLED Driving Circuit Signal Output Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Related driving circuits for silicon-based Organic Light Emitting Diode (OLED) display devices that only use N-type or P-type transistors face issues with normal output of driving signals during the output phase.

Innovation Solution

A driving circuit comprising a driving signal output terminal, a first node control circuit, an on-off control circuit, and a first output circuit, where the first node control circuit connects or disconnects the first node and the first voltage terminal under control of a first control signal or a first clock signal, and the on-off control circuit connects or disconnects the first node and the first output terminal under a second voltage signal, allowing the driving signal output terminal to connect or disconnect with the first clock signal terminal based on the potential of the first output control terminal.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Device complexity

If only N-type or P-type transistors are used in the driving circuit, then the device complexity is reduced, but the driving signal cannot be output normally during the output phase

Engineering Contradiction:
Improvetransistor type varietyVSAvoiddriving signal output
Core Design Contradiction:
Device complexityVSReliability

Solution Approach 1:

The driving circuit is divided into multiple functional modules: first node control circuit (with first and second transistors), on-off control circuit (with third transistor), and first output circuit (with fourth transistor). Each module performs a specific function in the signal output process, allowing the circuit to achieve normal driving signal output by coordinating these segmented functions rather than relying on a single transistor type.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The circuit utilizes potential changes at the first output control terminal to control the connection state between the driving signal output terminal and the first clock signal terminal. By changing the potential state (high or low) based on clock signals and control signals, the circuit achieves dynamic control of signal output without requiring multiple transistor types.

Inventive Principle:
Principle #35Parameter changes

2Stability of the object's composition

If the first node is connected to the first voltage terminal during output phase, then the node potential is stabilized, but leakage currents affect the node potential and prevent normal signal output

Engineering Contradiction:
Improvenode potential stabilityVSAvoidleakage current
Core Design Contradiction:
Stability of the object's compositionVSObject-generated harmful factors

Solution Approach 1:

The connection state between the first node and the first voltage terminal is made dynamic rather than static. The first node control circuit controls the connection based on the state of clock signals and control signals, allowing the circuit to adaptively connect or disconnect the node from the voltage terminal to prevent leakage current interference while maintaining potential stability when needed.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The circuit uses the potential of the first output control terminal as feedback to control the connection state of the first node. The potential state (high or low) of the first output control terminal, which is determined by clock signals and control signals, feeds back to the first node control circuit to determine whether to connect the first node to the first voltage terminal, thereby preventing leakage current effects.

Inventive Principle:
Principle #23Feedback

3Reliability

If multiple control circuits are added to achieve normal signal output, then the driving signal can be output correctly, but the device complexity increases

Engineering Contradiction:
Improvedriving signal outputVSAvoidcircuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

Each transistor in the circuit is designed to perform multiple functions. For example, the first transistor serves both as a switch controlled by the control signal and as part of the clock signal response mechanism. The first node control circuit, on-off control circuit, and first output circuit collectively handle multiple control tasks using a unified structure, reducing the need for additional dedicated components.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The patent merges the control functions into a integrated circuit structure where the first node control circuit, on-off control circuit, and first output circuit work together as a unified system. Rather than using separate independent circuits for each function, the design combines these functions into a compact integrated structure that achieves normal driving signal output without excessive complexity.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS12322313B2Driving circuit, driving module, driving method and display device
Publication Date: 2025.06.03 KUNMING BOE DISPLAY TECH CO LTD
  • US12322313B2 patent drawing
  • US12322313B2 patent drawing
  • US12322313B2 patent drawing

AI summary

A driving circuit includes a driving signal output terminal, a first node control circuit, an on-off control circuit and a first output circuit. The first node control circuit controls to connect or disconnect the first node and the first voltage terminal under the control of a first control signal, and control to connect or disconnect the first node and the first voltage terminal under the control of a first clock signal; the first control terminal is different from the first clock signal terminal. The on-off control circuit controls to connect or disconnect the first node and the first output control terminal under the control of a second voltage signal; the first output circuit controls to connect or disconnect the driving signal output terminal and the first clock signal terminal under the control of a potential of the first output control terminal.