OLED Drive Transistor Gate Voltage Stabilization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Organic light-emitting diode (OLED) display panels experience flicker in low-frequency display modes due to electrical leakage in storage capacitors, affecting display quality.

Innovation Solution

A driving method and device for OLED display panels that include a first drive mode with multiple driving cycles, each comprising a first driving stage where a data voltage is applied to the gate of a drive transistor and a second driving stage where a hold voltage is applied to the source of the drive transistor to couple the gate voltage, reducing potential fluctuations and flicker.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If OLED display panel operates in low-frequency display mode, then power consumption is reduced, but flicker phenomenon occurs affecting display quality

Engineering Contradiction:
Improvepower consumptionVSAvoiddisplay quality
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

The patent implements a dual-drive mode system where the display panel can periodically switch between first drive mode (with compensation to eliminate flicker) and second drive mode (standard operation). The control circuit determines which mode to activate based on detected flicker conditions, enabling periodic adaptation to eliminate flicker while maintaining energy efficiency benefits of low-frequency operation.

Inventive Principle:
Principle #19Periodic action

Solution Approach 2:

The patent changes the drive mode parameter dynamically based on detected display conditions. When flicker is detected in low-frequency mode, the system transitions from the first drive mode (with hold voltage compensation) to the second drive mode (standard operation), or adjusts compensation parameters to eliminate flicker while maintaining power efficiency.

Inventive Principle:
Principle #35Parameter changes

2Use of energy by moving object

If conventional drive mode is used in low-frequency operation, then power consumption is reduced, but electrical leakage in storage capacitor causes gate potential fluctuation

Engineering Contradiction:
Improvepower consumptionVSAvoidgate potential stability
Core Design Contradiction:
Use of energy by moving objectVSStability of the object's composition

Solution Approach 1:

The patent extracts the gate potential fluctuation problem caused by storage capacitor leakage and addresses it separately through a compensation mechanism. The control circuit detects the fluctuation and applies compensatory adjustments to the drive signal, effectively removing the harmful effect of electrical leakage without changing the overall low-frequency power-efficient operation mode.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent implements a feedback mechanism where the control circuit continuously monitors gate potential stability and drive mode performance. When electrical leakage causes potential fluctuation, the feedback loop triggers mode switching or parameter adjustment to compensate for the leakage effect, maintaining stable operation while preserving power efficiency.

Inventive Principle:
Principle #23Feedback

Data Source

PatentUS12106718B2Driving method and driving device for a display panel, and display device
Publication Date: 2024.10.01 HEFEI VISIONOX TECH CO LTD
  • US12106718B2 patent drawing
  • US12106718B2 patent drawing
  • US12106718B2 patent drawing

AI summary

A driving method and driving device for a display panel, and a display device. The driving method includes: in a first driving stage, controlling a data voltage signal input terminal to transmit a voltage corresponding to a data voltage to a gate of a drive transistor; and in a second driving stage, controlling the data voltage signal input terminal to transmit a hold voltage to a source of the drive transistor to couple the voltage of the gate of the drive transistor through the hold voltage of the source of the drive transistor.