OLED Pixel Circuit Leakage Stabilization via Voltage Relationship

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In OLED display panels, low refresh rates lead to unstable gate potential of drive transistors due to leakage currents, resulting in fluctuating brightness and compromised display quality.

Innovation Solution

A display panel design incorporating a pixel circuit with a drive module, reset module, and compensation module, where the first transistor and second transistor are turned off in a specific stage to maintain a voltage relationship (V1−V2=K(V3−V2) with K<1, stabilizing the leakage currents and ensuring accurate potential control for the light-emitting element.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Use of energy by moving object

If a low refresh rate is adopted to reduce power consumption, then energy efficiency is improved, but gate potential stability deteriorates due to leakage currents

Engineering Contradiction:
Improvepower consumptionVSAvoidgate potential stability
Core Design Contradiction:
Use of energy by moving objectVSStability of the object's composition

Solution Approach 1:

The patent applies preliminary action by establishing a specific voltage relationship (V1−V2=K(V3−V2)) before the light-emitting element is driven, ensuring that the gate potential is pre-stabilized. This preliminary voltage configuration compensates for leakage currents that would otherwise cause brightness fluctuations during low refresh rate operation, allowing the system to maintain stability while consuming less energy.

Inventive Principle:
Principle #10Preliminary action

2Productivity

If a high refresh rate is adopted to ensure smooth dynamic image display, then display smoothness is improved, but power consumption increases

Engineering Contradiction:
Improvedisplay smoothnessVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The patent implements dynamics by enabling the display system to adaptively adjust refresh rates based on content requirements. The voltage relationship mechanism allows the system to operate stably at lower refresh rates for static or slowly changing images, while still capable of switching to higher refresh rates when needed for dynamic content, thus optimizing the balance between display smoothness and power consumption.

Inventive Principle:
Principle #15Dynamics

3Use of energy by moving object

If existing pixel circuit design is used with low refresh rate, then power consumption is reduced, but brightness stability deteriorates due to leakage current effects

Engineering Contradiction:
Improvepower consumptionVSAvoidbrightness stability
Core Design Contradiction:
Use of energy by moving objectVSIllumination intensity

Solution Approach 1:

The patent applies parameter changes by modifying the voltage parameters in the pixel circuit to satisfy the relationship V1−V2=K(V3−V2). This parameter adjustment compensates for the effects of leakage currents, ensuring that brightness remains stable even when operating at low refresh rates. The compensation mechanism dynamically adjusts voltage levels to counteract the destabilizing effects of leakage, maintaining illumination intensity stability while preserving energy efficiency.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS12131697B2Display panel and display device
Publication Date: 2024.10.29 SHANGHAI TIANMA MICRO ELECTRONICS CO LTD
  • US12131697B2 patent drawing
  • US12131697B2 patent drawing
  • US12131697B2 patent drawing

AI summary

Provided are a display panel and a display device. The display panel includes a pixel circuit and a light-emitting element. In the pixel circuit, the gate of a drive transistor is connected to a first node, a reset module includes a first transistor. One end of the first transistor is connected to the first node, and another end is connected to a second node. A compensation module includes a second transistor and a third transistor. The connection node between the second transistor and the third transistor is a third node. Another end of the second transistor is connected to the first node. In one refresh frame, the first transistor and the second transistor are off in a first stage, and a voltage V1 of the first node, a voltage V2 of the second node and a voltage V3 of the third node satisfy V1−V2=K(V3−V2).