OLED Pixel Circuit Insulating Layer Layout for Kick-Back Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing organic light-emitting display apparatuses face issues with image quality due to kick-back voltage caused by the compensation transistor, leading to afterimages and uneven driving current distribution across pixels.
Innovation Solution
A pixel circuit with a driving transistor, compensation transistor, and a gate insulating layer, where the gate insulating layer has different layer structures between the compensation gate electrodes and the active regions, including a single-layer structure and a multi-layer structure with varying dielectric constants to reduce parasitic capacitance and improve sensitivity, ensuring consistent current flow.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Measurement precision
If a compensation transistor is used in the pixel circuit, then threshold voltage compensation is achieved, but kick-back voltage occurs at the gate node of the driving transistor causing afterimages
Solution Approach 1:
The gate insulating layer is divided into different layer structures in different regions: a first region with a first layer structure and a second region with a second layer structure. This segmentation allows different functional optimization in different areas, reducing kick-back voltage while maintaining compensation capability.
Solution Approach 2:
Different layer structures are applied locally to different regions of the gate insulating layer. The first region has a layer structure optimized for compensation, while the second region has a layer structure optimized for reducing kick-back voltage, achieving local quality optimization.
2Ease of manufacture
If the gate insulating layer has a uniform layer structure, then manufacturing is simplified, but parasitic capacitance is high reducing transistor sensitivity
Solution Approach 1:
The gate insulating layer employs different layer structures in different regions to optimize transistor sensitivity locally while maintaining manufacturing feasibility through a systematic fabrication process.
Solution Approach 2:
The layer structure parameters (number of layers, material composition, thickness) are changed in different regions of the gate insulating layer to reduce parasitic capacitance and improve transistor sensitivity without making the manufacturing process overly complex.
3Reliability
If the gate insulating layer uses a multi-layer structure with high dielectric constant materials, then parasitic capacitance is reduced, but manufacturing complexity increases
Solution Approach 1:
The dielectric constant parameter is varied in different regions of the gate insulating layer. High dielectric constant materials are used in regions where parasitic capacitance reduction is most beneficial, while simpler structures are used elsewhere, balancing performance and complexity.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution effectively reduces kick-back phenomena and enhances image quality by maintaining consistent driving current across pixels, preventing afterimages and improving overall display performance.
Implementation Method 1
the compensation transistor contributes to a kick back voltage occurring at a gate node of the driving transistor... the gate insulating layer has different layer structures between the compensation gate electrodes and the active regions... to reduce parasitic capacitance and improve sensitivity
Data Source
Figure 1
Figure 2
Figure 3
AI summary
An organic light-emitting display apparatus includes an organic light-emitting diode, a driving transistor configured to control an amount of electric current flowing to the organic light-emitting diode from a power line, a compensation transistor configured to diode-connect the driving transistor in response to a voltage applied to first and second compensation gate electrodes of the compensation transistor, and a gate insulating layer between the compensation gate electrodes and a compensation active region of a compensation transistor. A layer structure of the gate insulating layer between the first compensation gate electrode and the compensation active region is different from a layer structure of the gate insulating layer between the second compensation gate electrode and the compensation active region.