On-Chip Capacitor Trench Morphology for Single-Step Fabrication

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current semiconductor manufacturing methods for forming capacitors with different capacitance levels require additional process steps and masks, increasing complexity and cost, while also risking introduction of flaws in the chip.

Innovation Solution

A method for manufacturing semiconductor devices with trenches of varying morphologies, allowing for the formation of capacitors with different capacitance levels using a single mask and etching step, by creating trenches with distinct aspect ratios and orientations on a substrate, thereby achieving varied capacitance without additional process complexity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If multiple photolithography steps and masks are used to form trenches of differing surface area, then capacitors with different capacitance levels can be achieved, but manufacturing complexity and cost increase

Engineering Contradiction:
Improvecapacitance variationVSAvoidmanufacturing process complexity
Core Design Contradiction:
Adaptability or versatilityVSDevice complexity

Solution Approach 1:

The patent changes the geometric parameters of the trenches (aspect ratio, orientation, cross-sectional shape) rather than using multiple photolithography steps. By varying the aspect ratio (depth-to-width ratio) and orientation of single trenches, different capacitance values are achieved without adding process complexity. This resolves the contradiction by maintaining manufacturing simplicity while achieving capacitance adaptability.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

Instead of varying capacitance through different trench surface areas (2D approach requiring multiple masks), the patent transitions to a 3D approach by varying the aspect ratio and orientation of trenches. This dimensional shift allows capacitance differentiation through depth and angular variations rather than topological variations, eliminating the need for multiple photolithography steps while achieving the same functional diversity.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Adaptability or versatility

If additional process steps and masks are used to form capacitors with different capacitance levels, then various capacitance requirements can be met, but the possibility of introducing flaws into the chip increases

Engineering Contradiction:
Improvecapacitance levelsVSAvoidchip reliability
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent achieves different capacitance levels by changing trench parameters (aspect ratio, orientation, depth) within a single unified process flow. This reduces the number of process steps and masks required, thereby minimizing the opportunities for process-induced defects while still providing the necessary capacitance variation for different functional requirements on the same chip.

Inventive Principle:
Principle #35Parameter changes

3Adaptability or versatility

If trench capacitors with differing dielectric thickness are formed, then capacitors with different capacitances can be achieved, but more than one photolithography step is required which increases manufacturing cost

Engineering Contradiction:
Improvecapacitance differentiationVSAvoidmanufacturing cost
Core Design Contradiction:
Adaptability or versatilityVSEase of manufacture

Solution Approach 1:

Rather than varying dielectric thickness through multiple photolithography steps (which increases cost), the patent varies the trench geometric parameters (aspect ratio, orientation, cross-sectional dimensions) within a single process step. This approach achieves capacitance differentiation while maintaining manufacturing simplicity and cost-effectiveness, directly resolving the identified contradiction.

Inventive Principle:
Principle #35Parameter changes

4Adaptability or versatility

If extra masks and process steps are used to manufacture capacitors for differing capacitance and voltage rating, then various capacitor specifications can be accommodated, but the complexity and cost of manufacture increase

Engineering Contradiction:
Improvecapacitor specification rangeVSAvoidmanufacturing cost
Core Design Contradiction:
Adaptability or versatilityVSEase of manufacture

Solution Approach 1:

The patent accommodates various capacitor specifications (different capacitance and voltage ratings) by varying trench parameters (aspect ratio, orientation, depth, cross-sectional shape) within a single unified manufacturing process. This eliminates the need for extra masks and process steps, thereby maintaining ease of manufacture and cost-effectiveness while achieving the required specification diversity.

Inventive Principle:
Principle #35Parameter changes

Solution Approach 2:

The patent creates a universal trench formation process that can produce capacitors with different specifications (capacitance, voltage rating) by simply adjusting trench geometric parameters. This single multi-functional process replaces what would traditionally require multiple specialized processes and masks, reducing manufacturing cost while maintaining the ability to meet various capacitor requirements.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS7723201B2Structure and method for making on-chip capacitors with various capacitances
Publication Date: 2010.05.25 X CORP
  • US7723201B2 patent drawing
  • US7723201B2 patent drawing
  • US7723201B2 patent drawing

AI summary

A method for manufacturing a device includes forming trenches of different morphologies into a substrate. At the upper surfaces, the trenches have different orientations with respect to each other. In an aspect, windows for the trenches are aligned along the <100> and <110> directions of a silicon substrate. The trenches of different morphologies may be formed into capacitors having different capacitance levels. Also included are devices prepared by the method.