On-Chip Clock Frequency Analysis for Post-Distribution Validation

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Measuring and validating clock frequencies of System-on-Chip (SoC) clock signals is challenging after distribution, as it requires manual configuration and is typically unavailable using oscilloscopes.

Innovation Solution

A software application executed by the SoC automatically determines clock frequencies, allowing for remote measurement and validation of clock signals through a graphical user interface, using a control register and edge counters to compare frequencies.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If oscilloscope is used to measure clock frequencies, then measurement capability is available, but manual configuration is required and it becomes unavailable after chip distribution

Engineering Contradiction:
Improveclock frequency measurementVSAvoidmanual configuration requirement
Core Design Contradiction:
Measurement precisionVSEase of operation

Solution Approach 1:

The system uses the SoC's own internal resources (application processor, counters, registers) to perform self-diagnosis of clock frequencies, eliminating the need for external oscilloscope equipment and manual configuration. The software application executed by the application processor automatically configures and runs the frequency measurement process.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The patent introduces a software application as an intermediary layer between the user and the hardware resources. This software automatically configures the control register, edge counter, and window counter, and processes the measurement results, eliminating the need for manual hardware configuration while maintaining measurement accuracy.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If oscilloscope is used to measure clock frequencies, then frequency validation is possible, but the process is unavailable after chips are distributed from manufacturer

Engineering Contradiction:
Improveclock signal validationVSAvoidpost-distribution availability
Core Design Contradiction:
ReliabilityVSAdaptability or versatility

Solution Approach 1:

The patent makes the measurement capability universal by integrating it directly into the SoC's application processor. The same processor that runs general applications also executes the clock frequency measurement software, making the validation capability available throughout the product lifecycle regardless of distribution status.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

The measurement functionality is nested within the existing SoC architecture. The edge counter and window counter are integrated CPU peripherals, and the measurement software runs as an application on the application processor, allowing the measurement capability to be embedded within the distributed chip itself.

Inventive Principle:
Principle #7Nested doll (Nesting)

3Measurement precision

If manual configuration is performed for each clock signal, then individual clock validation is achieved, but time consumption increases

Engineering Contradiction:
Improveindividual clock validationVSAvoidconfiguration time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The system dynamically configures the measurement parameters through software based on user input (selected clock, reference clock, window size). The control register is programmatically configured with the appropriate divisor values, and the measurement process can be initiated and stopped dynamically, eliminating static manual configuration time.

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The software application pre-configures all necessary parameters (control register values, counter settings, window size) before initiating the measurement. This preliminary software-based configuration eliminates the time-consuming step-by-step manual setup that would otherwise be required for each measurement.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS12474729B2On-chip clock frequency analysis techniques
Publication Date: 2025.11.18 INTEL CORP
  • US12474729B2 patent drawing
  • US12474729B2 patent drawing
  • US12474729B2 patent drawing

AI summary

Systems or methods of the present disclosure may provide for analyzing or monitoring one or more frequencies of one or more clocks. For example, a clock analysis system includes a control register that stores a frequency indication for a first clock, and an edge counter and a window counter that count respective numbers of edges of the first clock and a second clock within a particular window. The clock analysis system also includes a status register that stores indications of the number of edges from the edge counter and the window counter. The clock analysis system further includes an application processor that determines a ratio between the number of edges of the first clock and the number of edges of the second clock, determines a frequency of the first clock based on the ratio, and transmits an indication of the frequency to a peripheral device for display.