On-Chip Memory Power Management via Wordline Section Segmentation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing memory architectures struggle to efficiently manage power while maintaining high access speeds, often requiring multiple data buses or output buffers to anticipate and access next memory addresses.
Innovation Solution
The implementation of dynamic power management for on-chip memory, where power is selectively applied to specific wordline sections and control circuitry based on the memory address accessed, reducing unnecessary power consumption and peak demand.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If power is applied to all memory components to maintain high access speeds, then memory access speed is improved, but power consumption increases
Solution Approach 1:
The memory array is divided into multiple banks, and each bank is further divided into multiple sections. Wordline control circuitry is provided for each section, allowing independent power control. This segmentation enables selective powering of only the memory sections needed for current operations, reducing overall power consumption while maintaining fast access speeds for active regions.
Solution Approach 2:
The patent implements dynamic power management where wordline control circuitry can be selectively enabled or disabled based on actual memory access patterns. The system dynamically adjusts power distribution to match operational needs, transitioning control circuitry between powered and powered-down states to optimize the balance between speed and power consumption.
2Speed
If multiple data buses or output buffers are used to anticipate next memory address, then memory access speed is improved, but device complexity increases
Solution Approach 1:
The memory system is segmented into multiple banks with independent control, allowing parallel access to different memory regions. This segmentation eliminates the need for complex multi-buffer anticipation systems by enabling direct parallel access to multiple memory sections through separate wordline control circuitry.
Solution Approach 2:
The patent introduces a new dimension of control by organizing memory into banks and sections with hierarchical wordline control. This dimensional organization allows efficient address decoding and selective activation of memory regions without requiring multiple data buses or output buffers, simplifying the overall architecture.
Data Source
AI summary
Dynamic power management for an on-chip memory, such as a system cache memory as well as other memories, is provided. The memory includes wordline sections, input/output (I/O) circuitry, and control circuitry. Each wordline section includes a number of wordlines, and each wordline section is coupled to a different wordline control circuitry. The control circuitry is configured to, in response to receiving an access request including an address, decode the address including determine, based on the address, an associated wordline, and determine, based on the associated wordline, an associated wordline section. The control circuitry is further configured to apply power to wordline control circuitry coupled to the associated wordline section.