On-Panel Gate Driver Circuit for High-Resolution Narrow Bezels

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The increase in fan-out area between the gate driver chip and the electronic paper display panel due to higher resolution leads to a thicker bezel and increased costs in electronic paper display devices.

Innovation Solution

A gate driver circuit design utilizing a reduced number of transistors and capacitors, integrated onto the display panel, which reduces the circuit layout area and eliminates the need for a separate gate driver chip.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If resolution is increased, then display quality is improved, but fan-out area increases leading to thicker bezel

Engineering Contradiction:
Improvedisplay resolutionVSAvoidbezel thickness
Core Design Contradiction:
Measurement precisionVSLength of stationary object

Solution Approach 1:

The gate driver circuit is merged with the display panel by integrating it directly onto the panel substrate. This integration eliminates the need for separate gate driver chips and reduces the fan-out area, thereby reducing bezel thickness while maintaining high resolution display quality.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The gate driver circuit is transitioned from a separate external component to an integrated on-panel circuit. This dimensional reorganization places the driver circuit in the same plane as the display panel, reducing the vertical depth required for signal routing and enabling narrower bezel design.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Measurement precision

If resolution is increased, then display quality is improved, but additional gate driver chip increases cost

Engineering Contradiction:
Improvedisplay resolutionVSAvoidproduction cost
Core Design Contradiction:
Measurement precisionVSEase of manufacture

Solution Approach 1:

The gate driver circuit is merged with the display panel by integrating it directly onto the panel substrate. This integration eliminates the need for separate gate driver chips and reduces the fan-out area, thereby reducing bezel thickness while maintaining high resolution display quality.

Inventive Principle:
Principle #5Merging (Combining)

Solution Approach 2:

The display panel substrate serves dual functions: as the display surface and as the mounting platform for the gate driver circuit. This multi-functionality eliminates the need for separate gate driver chips, reducing component count and production costs while supporting high resolution displays.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Area of stationary object

If transistor count is reduced, then circuit layout area is reduced, but voltage stability may be compromised

Engineering Contradiction:
Improvecircuit layout areaVSAvoidvoltage stability
Core Design Contradiction:
Area of stationary objectVSReliability

Solution Approach 1:

Transistor T4 serves multiple functions: it acts as a pull-down transistor for node X, a switch for charging capacitor C2, and a voltage regulation element. This multi-functionality reduces the total transistor count while maintaining voltage stability through coordinated operation with other transistors and capacitors in the circuit.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Solution Approach 2:

Capacitor C2 acts as an intermediary energy storage element that mediates between the power supply and the gate driver output. It provides voltage stabilization and decouples transient current demands, allowing the reduced transistor count circuit to maintain stable voltage levels during switching operations.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS12431103B2Gate driver circuit
Publication Date: 2025.09.30 E INK HLDG INC
  • US12431103B2 patent drawing
  • US12431103B2 patent drawing
  • US12431103B2 patent drawing

AI summary

A gate driver circuit including seven transistors and two capacitors is provided. A first end of a third transistor is coupled to a first pulse signal, a second end of the third transistor outputs a gate signal, and a control end of the third transistor is coupled to a first end of a second transistor. A first end of a fourth transistor is coupled to the second end of the third transistor, a second end of the fourth transistor is coupled to a first voltage, and a control end of the fourth transistor is coupled to a control end of the second transistor. A first end of a fifth transistor is coupled to a second voltage, a second end of the fifth transistor is coupled to the control end of the fourth transistor, and a control end of the fifth transistor is coupled to a second pulse signal.