One-Way Network Gateway Isolation for Secure FPGA Updates

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing one-way network gateways require two servers, which are costly, and field-programmable gate arrays (FPGAs) used as a substitute need external access for configuration updates, posing a risk of data path contamination by malware.

Innovation Solution

A secure one-way network gateway using a single-chip FPGA with red-black separation and a separate ARM processor for managing configuration updates, ensuring complete isolation between the management interface and data path to prevent malware insertion and access.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If a single-chip FPGA is used to replace two servers, then cost is reduced, but security risk increases due to potential malware insertion via external access paths

Engineering Contradiction:
ImprovesecurityVSAvoidisolation architecture
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent segments the FPGA device into two completely isolated parts: a data path portion that handles network traffic and a management interface portion that receives configuration updates. This segmentation is achieved through red-black separation architecture where the data path is isolated from external access, allowing cost-effective single-chip FPGA usage while maintaining security by preventing malware insertion through the management interface.

Inventive Principle:
Principle #1Segmentation

2Adaptability or versatility

If external access is provided for FPGA configuration updates, then adaptability is improved, but security is worsened due to potential data path contamination

Engineering Contradiction:
Improveconfiguration update capabilityVSAvoiddata path security
Core Design Contradiction:
Adaptability or versatilityVSReliability

Solution Approach 1:

The patent extracts the management interface functionality into a separate, isolated portion of the FPGA device that is completely disconnected from the data path. The management interface receives configuration updates through an isolated external access path, allowing adaptability for filter parameter updates while the red-black separation ensures that this external access cannot contaminate the data path with malware.

Inventive Principle:
Principle #2Taking out (Extraction)

Solution Approach 2:

The patent introduces an intermediary isolation mechanism (red-black separation) between the management interface and the data path. This intermediary prevents direct interaction between external access and data processing, allowing configuration updates to be applied while blocking any potential malware insertion attempts.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Reliability

If hardware-enforced one-way link architecture is used, then security is improved, but device complexity and cost increase due to requiring two servers

Engineering Contradiction:
Improveone-way data flow securityVSAvoiddual-server architecture
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent merges the functionality of two separate servers into a single-chip FPGA device while maintaining the security properties of hardware-enforced one-way data flow. The single FPGA device integrates both the data path processing and management interface functions, reducing system complexity and cost while the red-black separation architecture preserves the security isolation between external access and data processing.

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS10990737B2Secure one-way network gateway
Publication Date: 2021.04.27 OWL CYBER DEFENSE SOLUTIONS LLC
  • US10990737B2 patent drawing

AI summary

A secure one-way network gateway for transmitting data from a source network to a destination network is disclosed. An input circuit is for coupling to a source network and an output circuit is for coupling to an output network. A memory stores configuration data. Either a single field-programmable device or a pair of field-programmable devices coupled via a one-way link are inserted between the input circuit and the output circuit. The configuration data is loaded into the device(s) to program the device(s) to pass data from the input circuit to the output circuit, to optionally filter the data, and to prevent any data from passing from the output circuit to the input circuit. A processor is coupled to only the memory and a separate management interface. The processor receives updated configuration data via the management interface and replaces the configuration data in the memory with the updated configuration memory.