Opamp Auto-Zeroing With Replica Output Stage for Offset Reduction

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Operational amplifiers (opamps) in electronic circuits often exhibit non-zero offset voltage due to variations in manufacturing and environmental factors, which degrades the performance of signal amplification circuits.

Innovation Solution

The implementation of an auto-zeroing circuit with switches and sample-and-hold capacitors, along with a replica output stage, to sample and reduce offset voltages during specific phases, thereby minimizing noise and ripple at the output.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If traditional auto-zeroing techniques are used, then offset voltage is reduced, but capacitor size and drive current must be increased

Engineering Contradiction:
Improveoffset voltage reductionVSAvoidcapacitor size
Core Design Contradiction:
Measurement precisionVSQuantity of substance

Solution Approach 1:

The output stage is divided into two separate stages: a main output stage and a replica output stage. The replica stage copies the offset characteristics of the main stage, allowing offset cancellation without requiring large capacitors. This segmentation enables independent optimization of each stage's function.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

A replica output stage is created that mirrors the main output stage's offset characteristics. By copying the offset voltage through the replica stage and subtracting it from the main output, the technique achieves offset cancellation without needing large capacitors or increased drive current.

Inventive Principle:
Principle #26Copying

2Measurement precision

If traditional auto-zeroing techniques are used, then offset voltage is reduced, but drive current must be increased

Engineering Contradiction:
Improveoffset voltage reductionVSAvoiddrive current
Core Design Contradiction:
Measurement precisionVSPower

Solution Approach 1:

The output stage is divided into two separate stages: a main output stage and a replica output stage. The replica stage copies the offset characteristics of the main stage, allowing offset cancellation without requiring large capacitors. This segmentation enables independent optimization of each stage's function.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

A replica output stage is created that mirrors the main output stage's offset characteristics. By copying the offset voltage through the replica stage and subtracting it from the main output, the technique achieves offset cancellation without needing large capacitors or increased drive current.

Inventive Principle:
Principle #26Copying

3Measurement precision

If larger capacitors are used to reduce offset, then offset voltage is reduced, but circuit area increases

Engineering Contradiction:
Improveoffset voltage reductionVSAvoidcapacitor area
Core Design Contradiction:
Measurement precisionVSArea of stationary object

Solution Approach 1:

The output stage is divided into two separate stages: a main output stage and a replica output stage. The replica stage copies the offset characteristics of the main stage, allowing offset cancellation without requiring large capacitors. This segmentation enables independent optimization of each stage's function.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

A replica output stage is created that mirrors the main output stage's offset characteristics. By copying the offset voltage through the replica stage and subtracting it from the main output, the technique achieves offset cancellation without needing large capacitors or increased drive current.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS10673398B2Auto-zero technique for opamps with a source-follower output stage based on replica referencing
Publication Date: 2020.06.02 MICRON TECHNOLOGY INC
  • US10673398B2 patent drawing
  • US10673398B2 patent drawing
  • US10673398B2 patent drawing

AI summary

An electronic circuit comprises an input stage, a gain stage operatively coupled to the input stage, a primary output stage operatively coupled to the gain stage, a replica output stage operatively coupled to the gain stage in parallel to the primary output stage, and a clock circuit. The clock circuit operates the electronic circuit in multiple phases including a sampling phase to disconnect the primary output stage and the replica output stage from the gain stage to obtain an offset voltage, an active phase to reconnect the primary output stage to apply the offset voltage to reduce an offset at the primary output stage, and an intermediate phase to first reconnect the replica output stage to the gain stage prior to the active phase.