Chain Decoding of Optical Symbols Under High Noise

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

High-speed optical communication systems face challenges in decoding signals effectively at high noise levels due to reduced Euclidean distance between constellation points, leading to increased symbol and bit error rates, which existing error correction methods struggle to mitigate across different modulation formats and encoding schemes.

Innovation Solution

The method involves subdividing a multi-bit symbol estimate into separate parts, with each part being processed and corrected using a Forward Error Correction (FEC) decoder in sequential cycles, allowing for improved error correction and reduced overhead, enabling effective decoding across various modulation formats and encoding schemes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If the number of encoded bits per baud is increased to achieve higher spectral efficiency, then the spectral efficiency is improved, but the Euclidean distance between neighbouring constellation points decreases, resulting in decreased system margin and higher error rates

Engineering Contradiction:
Improvespectral efficiencyVSAvoidsystem margin
Core Design Contradiction:
ProductivityVSReliability

Solution Approach 1:

The patent segments the multi-bit symbol into multiple parts (e.g., most significant bits and least significant bits) and processes each part separately through dedicated FEC decoders. This segmentation allows different error correction strategies to be applied to different bit positions, effectively managing the reduced system margin in high-order modulation schemes while maintaining high spectral efficiency.

Inventive Principle:
Principle #1Segmentation

2Reliability

If traditional FEC methods are used to correct bit errors in high-speed optical transmission, then bit error correction is achieved, but the overhead is significant and noise tolerance is limited

Engineering Contradiction:
Improvebit error correctionVSAvoidoverhead
Core Design Contradiction:
ReliabilityVSQuantity of substance

Solution Approach 1:

The patent applies local quality by treating different bit positions within a symbol differently. Most significant bits and least significant bits are processed by separate FEC decoders with potentially different coding rates and error correction capabilities. This allows optimization of error correction for each bit group based on its error probability, reducing overall overhead compared to uniform FEC application.

Inventive Principle:
Principle #3Local quality

3Reliability

If symbol error correction codes are used to avoid error multiplication, then symbol error correction is achieved, but hardware implementation is limited to specific modulation types and lacks versatility

Engineering Contradiction:
Improvesymbol error correctionVSAvoidmodulation format compatibility
Core Design Contradiction:
ReliabilityVSAdaptability or versatility

Solution Approach 1:

The patent achieves universality by implementing a modular FEC architecture where the same hardware structure can be configured to handle different modulation formats (QPSK, 16-QAM, 64-QAM, etc.). The segmentation approach and separate FEC decoders for different bit positions make the system adaptable to various constellation sizes and mappings, enabling a single hardware design to serve multiple modulation schemes.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS9088387B2Chain encoding and decoding of high speed signals
Publication Date: 2015.07.21 CIENA CORP
  • US9088387B2 patent drawing
  • US9088387B2 patent drawing
  • US9088387B2 patent drawing

AI summary

A method of recovering a value of a symbol received through an optical communications system. A multi-bit estimate of the symbol is subdivided into a first part and a second part, each part including at least one respective bit of the estimate. A most likely value of the first part is detected. The most likely value of the first part is processed using a Forward Error Correction (FEC) decoder to generate a corrected first part value, which is used to detect a most likely value of the second part. The most likely value of the second part is then processed by the FEC decoder to generate a corrected second part, which is combined with the corrected first part to recover the value of the symbol.