Oscilloscope Clock Synchronization via PLL Daisy-Chain Triggering

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing oscilloscope synchronization solutions, such as TekLink, DPOACQSYNC, and UltraSync, are either too costly, complex, or lack sufficient synchronization accuracy for mid-range oscilloscopes, making it difficult for users to connect multiple oscilloscopes for increased channel capacity.

Innovation Solution

The 'UltraSync Lite' system synchronizes multiple oscilloscopes using a master-slave configuration with a phase-locked loop architecture, where a master oscilloscope generates a master run clock that is distributed through a daisy-chain connection, ensuring synchronized sampling clocks and triggers across all connected oscilloscopes, utilizing standard BNC cables and existing AUX ports, and can be implemented with minimal hardware changes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If TekLink interface is used for synchronization, then device compatibility is improved, but synchronization accuracy deteriorates

Engineering Contradiction:
Improvedevice compatibilityVSAvoidsynchronization accuracy
Core Design Contradiction:
Adaptability or versatilityVSMeasurement precision

Solution Approach 1:

The patent introduces an intermediary synchronization system that uses a dedicated synchronization cable connected to specific ports on each oscilloscope. This intermediary mechanism transfers timing signals with high precision between devices, resolving the contradiction by providing accurate synchronization through a specialized intermediate connection rather than relying on the general-purpose TekLink interface.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Measurement precision

If DPOACQSYNC product or UltraSync architecture is used, then synchronization accuracy is improved, but device complexity and cost increase

Engineering Contradiction:
Improvesynchronization accuracyVSAvoidsystem complexity
Core Design Contradiction:
Measurement precisionVSDevice complexity

Solution Approach 1:

The patent enables oscilloscopes to synchronize themselves using existing built-in resources such as internal clocks, standard communication ports, and existing signal processing capabilities. Each oscilloscope acts as both a participant and a contributor to the synchronization process, eliminating the need for complex external synchronization hardware or proprietary architectures.

Inventive Principle:
Principle #25Self-service

Solution Approach 2:

The patent utilizes existing multi-functional ports and communication interfaces already present on standard oscilloscopes for synchronization purposes. By making existing components serve multiple functions (including synchronization), the system avoids adding dedicated synchronization hardware, thereby reducing overall system complexity while maintaining accurate synchronization.

Inventive Principle:
Principle #6Universality (Multi-functionality)

3Measurement precision

If DPOACQSYNC product or UltraSync architecture is used, then synchronization accuracy is improved, but cost increases

Engineering Contradiction:
Improvesynchronization accuracyVSAvoidcost
Core Design Contradiction:
Measurement precisionVSEase of manufacture

Solution Approach 1:

The patent employs inexpensive, readily available components such as standard cables, existing communication interfaces, and off-the-shelf oscilloscope features to achieve synchronization. Rather than investing in expensive proprietary synchronization products, the solution uses economical components that can be easily obtained and integrated, significantly reducing system cost while maintaining functional accuracy.

Inventive Principle:
Principle #27Cheap short-living objects (Disposable)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach provides accurate synchronization of multiple oscilloscopes at a lower cost and with simpler setup, allowing users to effectively increase channel capacity without significant hardware modifications, ensuring synchronized data acquisition across all connected instruments.

Implementation Method 1

a slave oscilloscope having a phase-locked loop to lock a slave run clock to the master run clock

Methodology Applied
Scientific EffectPhase-locked loop:

Data Source

PatentUS11372025B2Systems and methods for synchronizing multiple test and measurement instruments
Publication Date: 2022.06.28 TEKTRONIX INC
  • US11372025B2 patent drawing
  • US11372025B2 patent drawing
  • US11372025B2 patent drawing

AI summary

A system includes a plurality of oscilloscopes, each oscilloscope having an output port and an input port, a cable connecting the output port of an initial oscilloscope of the plurality of oscilloscopes to the input port of a second oscilloscope of the plurality of oscilloscopes, the initial oscilloscope having a processing element to generate a master run clock, the second oscilloscope having a processing element including a phase-locked loop to lock a slave run clock to the master run clock, wherein the processing element of one of the oscilloscopes executes code to cause the processing element to manipulate one of the run clocks to pass trigger information to another of the plurality of oscilloscopes. A method of synchronizing at least two oscilloscopes including a master oscilloscope and at least one slave oscilloscope includes connecting the at least two oscilloscopes together using output ports and input ports of the at least two oscilloscopes and at least one cable; sending a master run clock from the master oscilloscope to at least one slave oscilloscope; synchronizing a run clock of the at least one slave oscilloscope to the master run clock; recognizing a trigger event at a first oscilloscope of the at least two oscilloscopes; altering the run clock at the first oscilloscope to encode a trigger indication; and receiving the altered run clock at a second oscilloscope of the at least two oscilloscopes, wherein the trigger indication causes the second oscilloscope to recognize the trigger event.