OTUk Data Mapping for Optical Transport Network Jitter Reduction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increase in the number of cascaded optical ports in an Optical Transport Network (OTN) leads to significant jitter and error rates, limiting the network scale and causing communication failures due to clock performance issues.
Innovation Solution
A data mapping method and system for OTUk that generates a processing clock and uses an OTUku frame structure to interconnect optical ports, avoiding clock recovery and reducing jitter by incorporating an OTUku overhead and payload, with modules for writing and reading control, data storage, and frame generation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If the number of cascaded optical ports is increased to expand network scale, then network capacity and connectivity are improved, but jitter and error rates increase significantly
Solution Approach 1:
The patent introduces an intermediary data mapping mechanism that transforms OTUk frames into OTUku frames as a buffer between cascaded optical ports. This intermediary structure absorbs clock differences and jitter accumulation, allowing more ports to be cascaded without degrading clock performance. The mapping process acts as a mediator that reconciles timing differences across multiple ports.
Solution Approach 2:
The patent changes the frame structure parameters by transitioning from direct OTUk interconnection to OTUku frame wrapping. This parameter change in the frame format enables better timing control and jitter management, allowing the system to support more cascaded ports while maintaining clock performance within acceptable ranges.
2Adaptability or versatility
If asynchronous clock processing is applied to each network element to enable flexible connections, then network adaptability is improved, but jitter accumulates and clock performance deteriorates
Solution Approach 1:
The patent applies preliminary action by performing data mapping and timing adjustment at the source before the signal enters the cascaded port chain. The OTUk frame is mapped to OTUku frame structure in advance, pre-compensating for expected jitter accumulation. This preliminary timing alignment reduces the impact of subsequent asynchronous clock processing on overall jitter performance.
Data Source
Figure 1~2
Figure 3~4
Figure 5
AI summary
The disclosure discloses a data mapping method and a data mapping system for an Optical channel Transport Unit-k (OTUk). The method comprises: writing OTUk data to a data storage First Input First Output (FIFO) module according to a valid signal for the OTUk data and a data storage state of the data storage FIFO module; controlling the data storage FIFO module to read and send the OTUk data to an OTUku overhead and data insertion module according to frame header information of an OTUku and the data storage state, and generating and sending a mapping adjustment overhead to the OTUku overhead and data insertion module; and inserting the OTUk data, the mapping adjustment overhead and the OTUku frame header and multi-frame information to a corresponding location of an OTUku frame by the OTUku overhead and data insertion module to generate an OTUku data frame. Through the disclosure, the clock loss caused by clock recovery is reduced, thereby increasing the number of optical ports interconnected, reducing the exceeding jitter caused by the interconnection of the optical ports, and ensuring normal communications in an optical transport network.