Oxide TFT Barrier Layer for Stable Gate Interface Under Stress
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Oxide semiconductor thin film transistors face challenges with reliability and stability due to the use of high mobility materials, which can lead to deteriorated driving stability and threshold voltage changes under environmental stress.
Innovation Solution
A thin film transistor design incorporating a barrier layer made of oxide semiconductor material with high oxygen concentration, positioned between the active layer and the gate insulating layer, to enhance interface stability and resistivity, thereby improving driving stability without affecting the active layer's electrical characteristics.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If high mobility oxide semiconductor material is used in the active layer, then electron mobility is improved, but reliability and driving stability are deteriorated due to threshold voltage changes under environmental stress
Solution Approach 1:
A barrier layer made of oxide semiconductor material is introduced between the active layer and gate insulating layer. This barrier layer acts as an intermediary that prevents direct interaction between the high mobility active layer and the gate insulating layer, thereby blocking the pathway for threshold voltage shifts while preserving the high mobility characteristics of the active layer.
Solution Approach 2:
The gate insulating layer is divided into two distinct layers: a lower gate insulating layer in direct contact with the active layer, and an upper gate insulating layer forming the gate dielectric. This segmentation allows the lower layer to maintain intimate contact with the high mobility active layer while the upper layer provides stable electrical characteristics and prevents environmental stress effects.
2Reliability
If a barrier layer is added to improve stability, then driving stability is improved, but device complexity and manufacturing steps are increased
Solution Approach 1:
The barrier layer is designed with specific parameter ranges: thickness of 1 nm to 10 nm and resistivity of 10^-6 Ω·cm to 10^6 Ω·cm. By controlling these parameters, the barrier layer achieves the desired stability improvement while keeping the added complexity within acceptable manufacturing limits. The thin profile minimizes impact on overall device structure.
Solution Approach 2:
The barrier layer serves multiple functions simultaneously: it acts as a stability-enhancing barrier, provides interface protection between layers, and maintains electrical characteristics. This multi-functionality reduces the need for additional separate layers or components, thereby limiting the increase in device complexity.
3Reliability
If the barrier layer thickness is increased to improve stability, then interface stability is improved, but the thin profile advantage is lost and electrical characteristics are affected
Solution Approach 1:
The barrier layer thickness is precisely controlled within the range of 1 nm to 10 nm. This parameter optimization ensures that the layer is thick enough to provide stable interface characteristics and prevent threshold voltage shifts, while remaining thin enough to preserve the overall thin profile of the transistor and minimize impact on electrical characteristics such as on-current and off-current.
Data Source
AI summary
A thin film transistor and a display apparatus comprising the same are provided, in which the thin film transistor comprises an active layer, a barrier layer on the active layer; a gate insulating layer on the barrier layer; and a gate electrode on the gate insulating layer, wherein at least a portion of the gate electrode overlaps at least a portion of the active layer, and the barrier layer includes an oxide semiconductor material and has a resistivity greater than a resistivity of the active layer and has a thickness less than a thickness of the active layer.