Power Amplifier Protection Loop for Fast Over-Voltage Debiasing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing over voltage protection (OVP) circuits in power amplifiers are slow to respond to rapid power fluctuations, leading to potential damage of transistors under high peak-to-average ratio conditions in modern cellular standards.

Innovation Solution

A fast-acting over voltage protection loop that selectively creates a short circuit at the base or gate of transistors within the power amplifier to debias them, using a distributed shunt to ground, thereby preventing damage from rapid power fluctuations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If conventional OVP circuits are used, then the power amplifier can operate normally, but the response speed is too slow to protect transistors from rapid power fluctuations

Engineering Contradiction:
Improvetransistor protectionVSAvoidOVP response speed
Core Design Contradiction:
ReliabilityVSSpeed

Solution Approach 1:

The OVP circuit is segmented into multiple independent protection paths: a fast-acting first OVP circuit that directly shorts the base/gate to ground, and a conventional second OVP circuit that adjusts bias voltage. This segmentation allows the fast path to handle rapid power fluctuations while the conventional path handles steady-state protection, resolving the speed-reliability contradiction.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The protection mechanism dynamically adapts its response based on the nature of the over-voltage condition. For rapid power fluctuations, the fast OVP circuit activates immediately to short the base/gate. For gradual over-voltage conditions, the conventional bias adjustment mechanism operates. This dynamic adaptation enables both fast response and reliable protection across different operating conditions.

Inventive Principle:
Principle #15Dynamics

2Reliability

If the OVP circuit responds faster to high peak powers, then transistor damage is prevented, but the circuit complexity increases

Engineering Contradiction:
Improvetransistor protectionVSAvoidOVP circuit structure
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

A detection circuit acts as an intermediary between the power amplifier output and the OVP circuits. This intermediary monitors the output voltage and triggers the appropriate protection mechanism, simplifying the overall control logic while enabling fast response. The intermediary handles the complex detection and coordination, allowing the protection circuits themselves to remain relatively simple.

Inventive Principle:
Principle #24Intermediary (Mediator)

Solution Approach 2:

The patent implements redundant OVP circuits with different response characteristics rather than a single complex circuit. The fast OVP circuit copies the essential protection function with simplified, direct shorting logic, while the conventional OVP circuit handles bias adjustment. This copying approach distributes complexity across multiple simple circuits rather than concentrating it in one complex circuit.

Inventive Principle:
Principle #26Copying

Data Source

PatentUS20250286519A1Protection loop for power amplifier
Publication Date: 2025.09.11 QORVO US INC
  • US20250286519A1 patent drawing
  • US20250286519A1 patent drawing
  • US20250286519A1 patent drawing

AI summary

Systems and methods for providing a protection loop for a power amplifier (PA CELL) are disclosed. In one aspect, an over voltage condition is detected (214, 216) at an output of the power amplifier (PA CELL), and a short circuit is selectively created at a base or gate of a transistor within the power amplifier (PA CELL) to debias the transistor and prevent an over voltage condition from damaging the transistor. Provision of such a fast acting over voltage protection option more readily accommodates and protects the power amplifier (PA CELL) in situations with high peak-to-average ratio conditions. This protection may prevent the transistor from being damaged by rapid power fluctuations that may occur, particularly in current cellular standards