Package-on-Package Semiconductor Stacking with Insulating Spacers
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current semiconductor technologies face limitations in increasing circuit density beyond two-dimensional integration due to physical constraints and design complexity, necessitating innovative methods to enhance feature density and functionality within minimized surface areas.
Innovation Solution
The implementation of a Package-on-Package (PoP) structure, where multiple IC dies are stacked and electrically coupled to substrates using conductive connections, with the application of an epoxy flux to prevent bridging during reflow, forming a three-dimensional IC configuration that allows for increased feature density and functionality.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If two-dimensional IC formation methods are used to increase integration density, then lithography improvements can be achieved, but physical limits are reached due to minimum component size and increased design complexity
Solution Approach 1:
The patent transitions from two-dimensional IC formation to three-dimensional Package-on-Package structures by stacking multiple IC dies vertically. This dimensional change allows continued increase in integration density without further reducing feature size or increasing lateral design complexity, as components are arranged in multiple layers rather than a single plane.
2Quantity of substance
If three-dimensional IC structures are formed by stacking dies, then circuit density is increased, but electrical bridging and shorting may occur during reflow processing
Solution Approach 1:
The patent introduces an organic material layer as an intermediary between conductive connections in stacked IC dies. This organic material acts as a spacer and insulator during reflow processing, preventing electrical bridging and shorting between adjacent conductive features on different dies, thereby maintaining electrical connection reliability while enabling high circuit density.
Solution Approach 2:
The organic material is applied beforehand to the conductive connections before stacking and reflow processing. This pre-application provides protective cushioning that prevents harmful electrical bridging during the high-temperature reflow process, ensuring reliability is maintained throughout manufacturing.
3Quantity of substance
If Package-on-Package structures are implemented with multiple stacked dies, then feature density is increased within minimized surface area, but manufacturing process complexity increases
Solution Approach 1:
The patent divides the integrated circuit into multiple separate IC dies that are manufactured independently and then stacked vertically. This segmentation allows each die to be manufactured using standard processes, and the organic material application and stacking steps are simplified by treating each die as a separate module rather than attempting to manufacture a monolithic three-dimensional structure.
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach effectively increases circuit density and functionality by preventing electrical bridging and shorting, enabling more components to be integrated within a smaller footprint, thereby overcoming the limitations of two-dimensional IC formations.
Implementation Method 1
a first organic material is applied to a first plurality of conductive connections to a cover height between about one-half and less than a full height of each of the first plurality of conductive connections
Data Source
AI summary
A semiconductor package may include a first substrate, a second substrate facing the first substrate, a plurality of first electrical connections disposed between the first substrate and the second substrate, and a first material disposed between the first substrate and the second substrate. The plurality of first electrical connections may electrically couple the first substrate and the second substrate to each other. The first material may surround each of the plurality of first electrical connections, and a width of the first material proximal the first substrate may be smaller than a width of the first material proximal the second substrate.