Packet Bypass Mechanism for Low-Latency Network Processing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing electronic devices face delays in packet transmission due to the network stack processing, which hinders low-latency and high-reliability communication requirements.

Innovation Solution

The electronic device determines whether a received packet satisfies packet filtering rules and bypasses the network stack to directly transmit it to the user address space when applicable, thereby reducing latency and ensuring appropriate protocol handling.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If the packet is transmitted through the network stack to ensure protocol handling, then protocol appropriateness is maintained, but transmission latency increases

Engineering Contradiction:
Improveprotocol appropriatenessVSAvoidtransmission latency
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

The patent segments packet processing into two paths: a fast path for packets matching filtering rules (bypassing network stack) and a slow path for packets requiring full protocol handling (through network stack). This segmentation allows simultaneous optimization for both speed and protocol correctness based on packet type.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The packet filtering rule acts as an intermediary mechanism that determines packet routing. By introducing this filtering layer, the system can selectively bypass the network stack for certain packets while maintaining full protocol processing for others, thus resolving the contradiction between speed and protocol appropriateness.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Reliability

If the network stack processes all packets, then comprehensive protocol handling is ensured, but processing speed decreases

Engineering Contradiction:
Improveprotocol handling completenessVSAvoidpacket processing speed
Core Design Contradiction:
ReliabilityVSSpeed

Solution Approach 1:

The patent applies partial action by processing only the necessary portion of packets through the full network stack. Packets matching filtering rules receive partial processing (filtering only), while other packets receive complete processing (full network stack), optimizing overall system throughput.

Inventive Principle:
Principle #16Partial or excessive action

Solution Approach 2:

The packet filtering rule is applied preliminarily before full network stack processing. This preliminary action identifies packets that can be handled quickly, allowing the system to avoid unnecessary full processing for those packets and thus improve overall processing speed.

Inventive Principle:
Principle #10Preliminary action

3Loss of time

If the packet is transmitted directly to user address space bypassing the network stack, then transmission latency is reduced, but protocol handling may be compromised

Engineering Contradiction:
Improvetransmission latencyVSAvoidprotocol handling
Core Design Contradiction:
Loss of timeVSReliability

Solution Approach 1:

The packet filtering rule serves as a feedback mechanism that determines whether direct transmission or network stack processing is appropriate. By evaluating packets against predefined rules, the system ensures that protocol handling is maintained when necessary while enabling direct transmission when safe, thus resolving the reliability concern.

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent changes the routing parameter based on packet characteristics matched against filtering rules. Packets satisfying the rules have their routing parameter changed to bypass the network stack, while others maintain the default routing through the stack, ensuring protocol handling is preserved when needed.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS12155625B2Electronic device for controlling packet transmission, and operating method thereof
Publication Date: 2024.11.26 SAMSUNG ELECTRONICS CO LTD
  • US12155625B2 patent drawing
  • US12155625B2 patent drawing
  • US12155625B2 patent drawing

AI summary

According to certain embodiments, an electronic device comprises: a communication module; at least one processor; and a memory electrically connected to the at least one processor, wherein the memory stores instructions, that when executed, cause the at least one processor to perform a plurality of operations, the plurality of operations comprising: determining whether a packet received through the communication module satisfies at least one packet filtering rule, transmitting the packet directly to a user address space allocated to the memory, bypassing a network stack included in a kernel address space allocated to the memory, when the packet satisfies the at least one packet filtering rule, and transmitting the packet to the user address space through the network stack included in the kernel address space allocated to the memory when the packet does not satisfy the at least one packet filtering rule.