Packet Processing Distribution Across Service Boards
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
In VPN tunneling protocols, the distributed architecture with multiple service boards faces increased workload on the main control board due to tunnel negotiations and packet processing, leading to reduced service throughput and efficiency.
Innovation Solution
A method and system that distribute packet processing across multiple service boards by determining a specified CPU for each packet, relieving the main control board's workload and improving throughput and efficiency through even distribution of packets across service boards using GRE route information and hash calculations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If the main control board processes all packets in a distributed architecture with multiple service boards, then tunnel negotiation and setup can be centralized, but the workload of the main control board increases and service throughput decreases
Solution Approach 1:
The patent segments packet processing functionality from the main control board and distributes it to multiple service boards. Each service board is equipped with its own CPU that can independently process packets, while the main control board retains responsibility for tunnel negotiation and management. This segmentation resolves the contradiction by allowing centralized tunnel negotiation to continue while packet processing is distributed across multiple independent units, thereby increasing service throughput without sacrificing negotiation reliability.
2Device complexity
If the main control board handles all packet processing, then configuration and control are simplified, but packet processing efficiency and throughput are reduced
Solution Approach 1:
The patent divides the control architecture into two distinct segments: the main control board handles high-level configuration, tunnel negotiation, and management functions, while service boards handle actual packet processing. This segmentation maintains simplified control at the management level while dramatically improving packet processing efficiency through distributed execution across multiple independent processing units.
Solution Approach 2:
The patent introduces an intermediary mechanism where the main control board configures and manages service boards through standardized interfaces and protocols. Service boards receive configuration information and status updates from the main control board while maintaining independent packet processing capabilities. This intermediary relationship allows simplified centralized control while enabling distributed high-performance packet processing.
3Productivity
If multiple service boards are used in distributed architecture, then processing capacity is increased, but workload distribution becomes unbalanced and main control board remains a bottleneck
Solution Approach 1:
The patent implements self-service capabilities in service boards, where each board's CPU can independently process packets without requiring constant intervention from the main control board. Service boards autonomously handle packet forwarding, routing decisions, and local processing tasks based on configuration parameters received from the main control board. This self-service approach balances workload distribution across multiple service boards while maintaining simplified centralized management.
Data Source
AI summary
A system for processing packets in a distributed architecture system includes a main control board, at least one service board, and at least one interface board. The system determines a specified CPU corresponding to a received packet; and, by the service board corresponding to the CPU, processes the received packet. The received packets are processed in the service board corresponding to the specified CPU. Therefore, the packets are evenly distributed to all service boards for being processed, the workload of the main control board is relieved, the service throughput is increased significantly, and the packet processing efficiency of the whole architecture is improved.