Packet-Switching Node Inner Flow Equalization

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing large-scale packet switching nodes face challenges in scalability, operational simplicity, and efficiency as the number of stages increases, leading to decreased performance and increased complexity, while also struggling to handle varying data flow rates and formats effectively.

Innovation Solution

A packet-switching node is designed with multiple independent switches arranged in switch planes, utilizing an orthogonal connectivity scheme to distribute processing load evenly, allowing data to traverse mutually orthogonal sets of switches, thereby equalizing flow rates and improving efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If multi-stage switching node structure is used to achieve large dimension, then switching capacity increases, but complexity increases and efficiency decreases

Engineering Contradiction:
Improveswitching capacityVSAvoidnode complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The switching node is divided into multiple independent switching elements arranged in a single-stage Clos network configuration. Each switching element handles a portion of the total traffic, allowing the system to scale capacity by adding more elements rather than increasing the complexity of individual elements or using multi-stage configurations.

Inventive Principle:
Principle #1Segmentation

2Adaptability or versatility

If number of stages increases to handle more connections, then connectivity improves, but performance deteriorates

Engineering Contradiction:
Improveconnection capabilityVSAvoidswitching performance
Core Design Contradiction:
Adaptability or versatilityVSProductivity

Solution Approach 1:

The patent transitions from a multi-stage vertical hierarchy to a single-stage Clos network horizontal architecture. This dimensional change allows multiple independent switching elements to operate in parallel at the same stage, providing high connectivity without the performance degradation associated with multiple sequential stages.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

3Ease of operation

If orthogonal connectivity scheme is implemented to equalize flow rates, then load distribution improves, but connection complexity increases

Engineering Contradiction:
Improveload distributionVSAvoidconnection pattern
Core Design Contradiction:
Ease of operationVSDevice complexity

Solution Approach 1:

The patent employs an orthogonal connectivity scheme where switching elements are connected according to orthogonal matrix patterns. This mathematical approach ensures that traffic flows are evenly distributed across all switching elements regardless of the traffic matrix pattern, achieving load equalization through systematic parameter arrangement rather than complex adaptive control.

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS9148370B2Packet-switching node with inner flow equalization
Publication Date: 2015.09.29 BESHAI MAGED E
  • US9148370B2 patent drawing
  • US9148370B2 patent drawing
  • US9148370B2 patent drawing

AI summary

Independent switches arranged into multiple switch planes interconnect nodes coupled to data sources and sinks to form a switching node which scales gracefully from a capacity of a fraction of a terabit per second to hundreds of terabits per second. The switches of each switch plane are arranged in a matrix. Each node connects to an inlet of a selected switch in each column and an outlet of a selected switch in each row in each switch plane. A route set for each directed node pair includes simple paths, each traversing one switch, and compound paths, each traversing two switches. The connectivity of nodes to switches ensures that each switch may be selected to handle data flow of any directed node pair and that all simple paths leading to any node traverse switches which receive data from mutually orthogonal sets of nodes. This feature equalizes flow rates through the switches.