Page Information Co-Processor for Offloaded Page Table Walks
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The increasing size of memory systems, coupled with fixed page sizes, leads to a significant burden on primary processors for memory management tasks, such as page table walks, reducing their ability to execute user tasks and other high-priority operations.
Innovation Solution
A dedicated enhanced page information co-processor (EPIC or MPU) offloads page management duties from primary processors, performing page table walks and generating information on page usage, which is then used by the system software for eviction decisions or independent page management operations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Quantity of substance
If memory size increases while page size remains fixed, then memory capacity is improved, but page table size and management burden on primary processor increase
Solution Approach 1:
The patent extracts the page table management function from the primary processor by introducing a dedicated page information co-processor. This separate unit handles page table walks and management operations independently, removing the burden from the main processor while supporting increased memory capacity.
Solution Approach 2:
The page information co-processor acts as an intermediary between the primary processor and the memory system. It handles the complex page table management tasks that arise from large memory systems, providing a buffer that protects the primary processor from management overhead.
2Reliability
If primary processor performs page table walks, then address translation is achieved, but processing bandwidth for user tasks is reduced
Solution Approach 1:
The patent extracts the page table walk operation from the primary processor and assigns it to a dedicated co-processor. This separation allows the primary processor to focus on user tasks while the co-processor handles address translation, improving overall system productivity without sacrificing translation accuracy.
Solution Approach 2:
The page information co-processor performs page table walks and management operations autonomously without requiring primary processor intervention. This self-service capability ensures reliable address translation while freeing up primary processor bandwidth for user tasks.
3Productivity
If dedicated co-processor is introduced for page management, then primary processor burden is reduced, but system complexity increases
Solution Approach 1:
The patent segments the processing functions by introducing a specialized co-processor dedicated to page management. This segmentation allows the primary processor to focus on general-purpose computing while the co-processor handles memory management, improving productivity with controlled complexity through functional separation.
Solution Approach 2:
The page information co-processor is designed as a universal solution that can handle various page management operations including page table walks, eviction decisions, and address translation. This multi-functionality consolidates multiple tasks into a single unit, reducing overall system complexity compared to having separate handlers for each function.
Data Source
AI summary
A processing system includes a primary processor and a co-processor. The primary processor is couplable to a memory subsystem having at least one memory and operating to execute system software employing memory address translations based on one or more page tables stored in the memory subsystem. The co-processor is likewise couplable to the memory subsystem and operates to perform iterations of a page table walk through one or more page tables maintained for the memory subsystem and to perform one or more page management operations on behalf of the system software based the iterations of the page table walk. The page management operations performed by the co-processor include analytic data aggregation, free list management and page allocation, page migration management, page table error detection, and the like.