Paired Programmable Fuses for Error Detection and Secure Zeroization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing fuse-based data storage systems face issues with error introduction during encoding, where accidental blowing of fuses can render entire chips unusable, and there is a need for secure disposal of encoded fuses to prevent unauthorized use.
Innovation Solution
Arranging fuses in pairs to represent data bits, with detection and programming systems to identify and validate bit pairs, allowing for error detection and correction, and secure zeroization of fuses to prevent unauthorized access.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If fuses are arranged in traditional binary encoding (single fuse per bit), then the encoding process is simple, but any accidental fuse blowing renders the entire chip unusable
Solution Approach 1:
The patent divides each data bit into a pair of fuses instead of using a single fuse. This segmentation allows the system to detect and correct single-bit errors by comparing the states of paired fuses, thereby improving reliability without significantly complicating the encoding process
Solution Approach 2:
The patent implements a feedback mechanism where the system reads back the encoded fuse states and validates them against expected patterns. When errors are detected through the paired fuse comparison, the system can identify and correct them, providing feedback that improves overall system reliability
2Quantity of substance
If traditional fuse encoding is used, then data storage is achieved, but secure disposal of encoded fuses is difficult to prevent unauthorized use
Solution Approach 1:
The patent converts the potential harm of leftover encoded fuses into a benefit by implementing a zeroization feature. The same paired-fuse structure used for error detection is leveraged to verify complete fusion of all fuses, ensuring secure disposal and preventing unauthorized access to residual data
3Reliability
If paired fuse arrangement is implemented, then error detection and correction capability is improved, but device complexity increases
Solution Approach 1:
While segmentation into pairs does increase structural complexity, the patent manages this by maintaining a regular, systematic arrangement of fuse pairs that simplifies addressing and control logic, thereby limiting the practical impact on device complexity
Solution Approach 2:
The paired fuse structure serves multiple functions simultaneously: it provides error detection, error correction, and verification of complete fusion during zeroization. This multi-functionality justifies the increased complexity by delivering multiple reliability benefits from a single structural modification
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
This approach enables reliable and secure data storage by detecting and correcting errors in fuse encoding, ensuring data integrity and preventing unauthorized access, while allowing for secure disposal of encoded fuses.
Implementation Method 1
e-Fuses are electrically programmable or written by applying a high blow voltage to a fuse
Implementation Method 2
Laser fuses are blown by applying a laser to the fuse to overheat it
Data Source
AI summary
A plurality of fuses are arranged in pairs and configured such that each pair of fuses represents a data bit when one fuse of the pair is blown; represents an un-programmed bit when no fuse of the pair is blown; and represents a zero-ized bit when both fuses of the pair are blown. A fuse programming system programs the fuses of the pairs such that each pair represents a bit, comprising blowing a first fuse of a pair to represent a “1” bit, blowing a second fuse of a pair to represent a “0” bit, and blowing both fuses of a pair to represent a zero-ized pair, whereby if neither fuse of a pair is blown represents a null, un-programmed bit.