Paraelectric Amorphous Oxide Gate Insulator for High Mobility TFTs
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current thin-film transistors (TFTs) used in flat panel displays face challenges in achieving high carrier mobility, high on-off ratio, and rapid switching characteristics, particularly due to limitations in amorphous silicon and polycrystalline silicon-based TFTs, which hinder the enlargement of mother glass for mass production and affect display performance.
Innovation Solution
A field-effect transistor design incorporating a gate insulating layer made of paraelectric amorphous oxide containing alkaline earth metals and elements like Ga, Sc, Y, and lanthanoids, combined with an active layer having a carrier density of 4.0×10^17/cm^3, to enhance mobility and on-off ratio, and facilitate rapid switching.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If amorphous silicon is used in the active layer, then the manufacturing process is simple and low-cost, but the carrier mobility is insufficient for high-speed driving
Solution Approach 1:
The patent changes the material composition parameters of the gate insulating layer by incorporating specific metal elements (Al, Ga, Sc, Y, or lanthanoid) in controlled amounts (0.1-10 at%) to optimize the electrical characteristics of the semiconductor layer, achieving high carrier mobility while maintaining manufacturing simplicity
Solution Approach 2:
The patent creates a composite gate insulating layer structure combining conventional insulating materials with metal-containing compounds, forming a multi-component system that provides both ease of manufacture and enhanced carrier mobility through the synergistic effects of the composite materials
2Speed
If polycrystalline silicon is used in the active layer, then the carrier mobility is high, but the threshold voltage varies significantly due to laser annealing process
Solution Approach 1:
The patent modifies the gate insulating layer composition to include specific metal elements that stabilize the electrical characteristics, reducing threshold voltage variation while maintaining high carrier mobility achieved through alternative crystallization methods that avoid excimer laser annealing
Solution Approach 2:
The metal-containing gate insulating layer acts as an intermediary that buffers and stabilizes the electrical interface between the semiconductor layer and gate electrode, reducing the impact of process variations on threshold voltage while preserving high carrier mobility
3Productivity
If the mother glass size is enlarged for mass production, then the productivity increases, but the threshold voltage variation becomes larger due to process control difficulties
Solution Approach 1:
The patent changes the gate insulating layer composition to include metal elements that provide process robustness, allowing threshold voltage control to be maintained even when processing large-area mother glass substrates in mass production environments
Solution Approach 2:
The patent introduces localized metal-containing regions within the gate insulating layer that provide spatially distributed electrical stabilization, ensuring uniform threshold voltage control across the entire large-area substrate during mass production
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
The solution achieves high mobility, low off-current, and rapid switching characteristics, enabling efficient control of carriers and improving the overall performance of TFTs, thus addressing the limitations of existing TFTs.
Implementation Method 1
The gate insulating layer contains a paraelectric amorphous oxide containing a Group A element which is an alkaline earth metal and a Group B element which is at least one selected from the group consisting of Ga, Sc, Y, and lanthanoid
Implementation Method 2
a gate electrode, which is configured to apply gate voltage; a gate insulating layer, which is disposed between the gate electrode and the active layer
Data Source
AI summary
A field-effect transistor including: a gate electrode, which is configured to apply gate voltage; a source electrode and a drain electrode, which are configured to take electric current out; an active layer, which is disposed to be adjacent to the source electrode and the drain electrode and is formed of an oxide semiconductor; and a gate insulating layer, which is disposed between the gate electrode and the active layer, wherein the gate insulating layer contains a paraelectric amorphous oxide containing a Group A element which is an alkaline earth metal and a Group B element which is at least one selected from the group consisting of Ga, Sc, Y, and lanthanoid, and wherein the active layer has a carrier density of 4.0×1017/cm3 or more.