Parallel Calibration in Nonvolatile Memory Storage Devices

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current data storage devices using nonvolatile memory devices face challenges in efficiently performing calibration operations, which prolong the time required for signal calibration, affecting data write operations.

Innovation Solution

A data storage device architecture that includes a nonvolatile memory device, a control unit, and a calibrator, where the memory control unit performs control and calibration operations in parallel, using a descriptor to manage and apply calibration values to data signals, thereby optimizing the calibration process.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Measurement precision

If calibration operation is performed sequentially before data write operation, then signal calibration accuracy is improved, but total operation time increases

Engineering Contradiction:
Improvesignal calibration accuracyVSAvoidtotal operation time
Core Design Contradiction:
Measurement precisionVSLoss of time

Solution Approach 1:

The patent implements parallel execution of calibration operation and data write operation, allowing both processes to occur simultaneously rather than sequentially. The calibration unit performs signal calibration while the memory control unit concurrently executes data write operations, maintaining continuous useful action throughout the process and eliminating idle waiting time.

Inventive Principle:
Principle #20Continuity of useful action

Solution Approach 2:

The calibration operation is initiated in advance before the data write operation completes. By starting the calibration process early and running it in parallel with the write operation, the system prepares the calibration results beforehand, so that when the write operation finishes, the calibration is already complete or nearly complete, reducing the total time required.

Inventive Principle:
Principle #10Preliminary action

2Productivity

If calibration operation is performed in parallel with data write operation, then productivity is improved, but control complexity increases

Engineering Contradiction:
Improvedata write efficiencyVSAvoidcontrol operation complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent divides the control system into distinct functional units: a memory control unit responsible for data write operations and a separate calibration unit responsible for signal calibration. This segmentation allows each unit to operate independently and concurrently, managing complexity through functional separation while enabling parallel execution to improve productivity.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces a descriptor as an intermediary data structure that carries calibration parameters and control information between the calibration unit and memory control unit. This descriptor serves as a standardized interface that simplifies the coordination between parallel operations, reducing control complexity by providing a clear communication protocol between the segmented functional units.

Inventive Principle:
Principle #24Intermediary (Mediator)

Data Source

PatentUS10353611B2Data storage device and operating method thereof
Publication Date: 2019.07.16 MIMIRIP LLC
  • US10353611B2 patent drawing
  • US10353611B2 patent drawing
  • US10353611B2 patent drawing

AI summary

A data storage device includes a nonvolatile memory device; a control unit suitable for generating a descriptor in which works for controlling the nonvolatile memory device are described; a memory control unit suitable for performing a control operation for the nonvolatile memory device and a data input operation, based on the descriptor; and a calibrator suitable for performing a calibration operation for a signal to be provided to the nonvolatile memory device, in response to an enable signal provided from the memory control unit, wherein the memory control unit controls the calibrator such that the control operation for the nonvolatile memory device and the calibration operation of the calibrator are performed in parallel.