Parallel Control Signal Lines for DRAM Noise Shielding
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing DRAM chip designs with central pad structures face challenges in enhancing the value of intellectual property and optimizing signal transmission efficiency, particularly in noise shielding and high-speed data transmission.
Innovation Solution
The method involves a semiconductor chip design with a main driver, output pad, and control signal lines, where the first and second control signal lines are physically arranged next to and in parallel with each other, with predriver circuits driving these lines, and buffers positioned to manage signal phases for noise reduction and high-speed data transmission.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If control signal lines are arranged close together to reduce capacitance and improve signal integrity, then noise shielding and transmission speed are improved, but manufacturing precision requirements increase
Solution Approach 1:
The control signal lines are segmented into multiple parallel lines (first control signal line and second control signal line) that are physically adjacent to each other. This segmentation allows the lines to be positioned close together to minimize capacitance while maintaining individual signal integrity, resolving the contradiction between signal integrity and manufacturing precision by distributing the precision requirement across multiple aligned segments.
Solution Approach 2:
The patent applies different arrangement strategies to different parts of the control signal lines. The first and second control signal lines are arranged in parallel and adjacent to each other in specific regions, while maintaining appropriate spacing in other regions. This local quality approach optimizes signal integrity where needed while reducing overall manufacturing precision requirements.
2Speed
If control signal lines are arranged in parallel to maintain zero capacitance, then data transmission speed is improved, but device complexity increases
Solution Approach 1:
The first control signal line and second control signal line are merged into a closely spaced parallel arrangement, forming a unified control signal transmission path. This merging allows the lines to maintain zero capacitance between them while transmitting data at high speed, and the combined structure simplifies the overall device architecture compared to separate, independently routed lines.
Solution Approach 2:
The parallel control signal lines serve multiple functions: they transmit control signals, maintain zero capacitance for high-speed data transmission, and provide noise shielding. This multi-functionality reduces device complexity by combining multiple requirements into a single structural arrangement.
3Reliability
If predriver circuits are added to drive control signal lines, then signal transmission capability is improved, but device complexity increases
Solution Approach 1:
The predriver circuits perform preliminary action by pre-charging or pre-discharging the control signal lines before the main data transmission occurs. This preliminary action improves signal transmission capability by ensuring the lines are in the correct state, while the predriver circuits are integrated in a way that minimizes overall device complexity.
Solution Approach 2:
The predriver circuits act as intermediaries between the control signal sources and the main data transmission paths. They mediate the signal transmission by conditioning and preparing the control signals, improving reliability while adding minimal complexity through their intermediary function.
Data Source
AI summary
The positions of the main driver 10, the output pad 20 and the first buffer 61 and the second buffer 62 are changed from the central region 111 to the peripheral region 120, and the first control signal line 31 and the second control signal line 32 are elongated. The distance between the output pad 20 and the main driver 10 is maintained so that the resistance between the output pad 20 and the main driver 10 does not increase.