Parallel Error Calculation With Delayed Clock Synchronization
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Error detection circuitry in electrical devices faces challenges in processing large data volumes due to difficulties in clocking multiple calculation sub-circuits, where the clock may be too slow for all sub-circuits or too fast for individual processing, leading to inefficiencies in error detection.
Innovation Solution
The implementation of parallel error calculation circuitry with a delay model that emulates the slowest path through the calculators, using split input and output clocks to ensure complete processing before outputting error results, and incorporating fine-tuning circuitry for additional delays to account for device variations.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If multiple error calculation sub-circuits are used to process large amounts of data, then error detection capability is improved, but clocking difficulty increases
Solution Approach 1:
The error detection system is divided into multiple independent error calculation sub-circuits that process different portions of data in parallel. Each sub-circuit operates independently with its own data path, allowing the system to handle large data volumes while maintaining manageable clocking complexity through modular organization.
Solution Approach 2:
A clock management unit is introduced as an intermediary component that generates and distributes synchronized clock signals to all error calculation sub-circuits. This mediator handles the complexity of coordinating multiple sub-circuits, providing a unified clocking scheme that simplifies the overall system control while enabling parallel operation of multiple error detection units.
2Device complexity
If a single clock is used for all sub-circuits, then clocking is simplified, but processing speed is limited
Solution Approach 1:
The system employs dynamic clocking where each error calculation sub-circuit can operate at optimized clock frequencies based on its specific processing requirements. The clock management unit provides flexible clock distribution that allows faster clocks for complex error detection algorithms and slower clocks for simpler operations, maximizing overall processing speed while maintaining synchronized operation across all sub-circuits.
3Productivity
If clock frequency is increased for faster processing, then productivity is improved, but processing accuracy decreases
Solution Approach 1:
Data processing is segmented into multiple parallel sub-circuits, each handling a portion of the data stream. This segmentation allows each sub-circuit to process data at lower clock frequencies with higher accuracy, while the aggregate throughput matches that of a single high-speed processor. The parallel architecture maintains overall productivity while improving individual processing accuracy.
Solution Approach 2:
Data is pre-processed and divided into manageable chunks before being distributed to error calculation sub-circuits. This preliminary organization allows each sub-circuit to process its assigned data with sufficient time and computational resources, ensuring accurate error detection without requiring excessively high clock frequencies that would compromise precision.
Data Source
AI summary
Devices and methods for error checking transmissions include using error checking circuitry configured to receive a clock and reset. The error checking circuitry (ECC) includes an input counter configured to receive the clock and to count out multiple input clocks from the received clock. The ECC also includes a delay model configured to receive the clock and to output a delayed clock. Also, the ECC includes an output counter configured to receive the delayed clock and to count out multiple output clocks from the received delayed clock. Furthermore, the ECC includes multiple error calculation circuits arranged in parallel that each are configured to: receive data based on a respective input clock, generate an error indicator based on the received data with the error indicator indicating whether an error exists in the received data, and output the error indicator based at least in part on a respective output clock.