Parallel FEC Channel Interleaving Without Row-Column Delay
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current data transmission methods, particularly in high-speed Ethernet interfaces, face challenges with bit error correction due to intersymbol interference, leading to increased signal loss and error bursts, which are not efficiently addressed by existing FEC algorithms and interleaving techniques that incur delays and require complex, power-consuming interleavers.
Innovation Solution
Implementing a data sending and receiving method that utilizes multiple FEC units with interleaving and de-interleaving processes to distribute bit errors across different FEC units, reducing the burden on individual units and eliminating the need for delay-causing row-column interleaving, thereby enhancing error correction capabilities and reducing power consumption.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If row-column interleaving is used to distribute bit errors across FEC units, then error correction capability is improved, but transmission delay increases due to the need to write all data before reading
Solution Approach 1:
The patent divides the data stream into multiple parallel channels, each processed by a separate FEC unit. Instead of using row-column interleaving that requires buffering all data, the system segments the data flow so that each FEC unit independently processes its assigned portion with embedded error correction codes, enabling parallel error correction without centralized buffering delay.
Solution Approach 2:
The patent applies forward error correction encoding preliminarily to each data segment before transmission, embedding correction codes within each channel's data stream. This preliminary action allows error correction to be performed independently on each channel during reception, eliminating the need to wait for complete data buffering before correction can begin.
2Reliability
If row-column interleaving is implemented, then bit error distribution is improved, but device complexity and power consumption increase due to the need for complex interleavers
Solution Approach 1:
The patent segments the error correction function across multiple independent FEC units, each handling a specific data channel. This segmentation eliminates the need for a complex centralized interleaver that performs row-column transposition, replacing it with simpler distributed encoding/decoding operations that achieve similar error distribution benefits with reduced complexity.
Solution Approach 2:
Each FEC unit independently performs error correction on its assigned data channel without requiring complex coordination with other units. The self-service approach allows each unit to autonomously correct errors in its portion of the data stream, eliminating the need for complex interleaving logic that would require extensive inter-unit communication and coordination.
3Reliability
If row-column interleaving is used, then error correction effectiveness is improved, but power consumption increases due to the complex interleaving process
Solution Approach 1:
The patent segments the error correction workload across multiple low-power FEC units operating in parallel on divided data channels. This segmentation replaces the high-power row-column interleaving process with multiple simpler encoding/decoding operations that consume less power individually, while their combined effect achieves equivalent or superior error correction effectiveness.
Solution Approach 2:
Each FEC unit independently performs error correction on its assigned channel without requiring the complex, power-intensive row-column interleaving process. The self-service model allows each unit to efficiently correct errors in its portion of the data stream using optimized local algorithms, reducing overall system power consumption compared to centralized interleaving.
Data Source
Figure 1
Figure 2
Figure 3
AI summary
An embodiment of the present invention discloses a data sending and receiving method. A first FEC unit of a sending device sends, by using a first channel, a first data stream on which first FEC encoding has been performed, where the first data stream includes a channel identifier of the first channel; a second FEC unit of the sending device sends, by using a second channel, a second data stream on which second FEC encoding has been performed, where the second data stream includes a channel identifier of the second channel; and the sending device performs interleaving on the first data stream and the second data stream, to obtain an output data stream, and sends the output data stream to a receiving device. The receiving device may perform de-interleaving on the data stream after the interleaving, and send at least data streams obtained through the de-interleaving to different FEC units for decoding, which improves an error correction capability of the receiving device. In addition, in the present invention, an operation of writing by row and reading by column does not need to be performed. Therefore, no delay is generated.