Parallel Bit Interleaving for QC-LDPC Folding Sections

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing bit-interleaved coding and modulation (BICM) systems with quasi-cyclic low-density parity-check codes face inefficiencies in interleaving, particularly when the number of cyclic blocks in the LDPC codeword is not a multiple of the number of columns in the bit interleaver matrix, leading to impaired parallelism and increased latency, especially in iterative decoding processes.

Innovation Solution

A bit interleaving method that applies a bit permutation process to quasi-cyclic low-density parity-check codes, dividing the codeword into constellation words and performing intra-cyclic-block permutations to optimize the mapping of bits onto constellations, ensuring each constellation word is associated with multiple cyclic blocks and mapped to specific sections, thereby improving parallelism and reducing latency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If the number of cyclic blocks is not a multiple of the number of columns in the bit interleaver matrix, then the interleaving can be applied to QC LDPC codes, but parallelism is impaired and latency increases

Engineering Contradiction:
Improveadaptability to QC LDPC codesVSAvoidparallelism and latency
Core Design Contradiction:
Adaptability or versatilityVSProductivity

Solution Approach 1:

The patent divides the codeword into multiple sections, where each section contains a specific number of cyclic blocks. This segmentation allows the interleaving process to handle cases where the total number of cyclic blocks is not a multiple of the interleaver columns, by processing each section independently and ensuring proper mapping within each section while maintaining overall parallelism.

Inventive Principle:
Principle #1Segmentation

2Ease of operation

If conventional bit interleaving is applied to QC LDPC codewords, then bit permutation is achieved, but the mapping efficiency onto constellations is reduced

Engineering Contradiction:
Improvebit permutationVSAvoidmapping efficiency
Core Design Contradiction:
Ease of operationVSProductivity

Solution Approach 1:

The patent applies different permutation strategies to different parts of the codeword. Specifically, it performs intra-cyclic-block permutation within each section to optimize the local mapping properties, ensuring that bits from different cyclic blocks are properly distributed within each constellation word. This local optimization improves overall mapping efficiency while maintaining the global bit permutation function.

Inventive Principle:
Principle #3Local quality

Solution Approach 2:

The patent dynamically adjusts the mapping process by dividing the codeword into sections and handling each section with appropriate permutation operations. The intra-cyclic-block permutation is applied conditionally based on the section structure, allowing the system to adapt the mapping efficiency to the specific codeword structure while maintaining operational simplicity.

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS9515681B2Parallel bit interleaver
Publication Date: 2016.12.06 PANASONIC HOLDINGS CORP
  • US9515681B2 patent drawing
  • US9515681B2 patent drawing
  • US9515681B2 patent drawing

AI summary

A bit interleaving method applying a bit permutation process to a QC LDPC codeword made up of N cyclic blocks of Q bits each, dividing the processed codeword into constellation words of M bits each, and applying an intra-cyclic-block permutation process to the cyclic blocks, where the codeword is divided into F×N/M folding sections of M/F cyclic blocks each and the constellation words are each associated with one of the folding sections, and the bit permutation process is applied such that the constellation words are each made up of F bits from each of M/F different cyclic blocks in the associated section, after the permutation process.