Parallel Memory Structure for Multi-Mode Scan Data Rearrangement

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing signal processing methods struggle to efficiently read consecutive coefficients in multiple scan modes during image compression, particularly in MPEG-4, where the read scan mode is not determined at the time of writing, leading to difficulties in parallel reading from multiple memories.

Innovation Solution

A signal processing method that stores consecutive data in multiple memories and allows for quick rearrangement by reading data in selected scan orders, such as zigzag, alternate horizontal, or alternate vertical scans, using a memory structure with multiple write and read ports to enable parallel data processing across various scan modes.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Speed

If data is stored in multiple memories for parallel reading, then reading speed is improved, but device complexity increases

Engineering Contradiction:
Improvereading speedVSAvoiddevice complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The storage unit is divided into multiple memories (first memory, second memory, third memory) to enable parallel reading of coefficients. Each memory stores specific coefficients according to their position in the block, allowing simultaneous retrieval of multiple coefficients in the desired scan order.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent introduces a new dimension of memory organization by using multiple memories with specific write and read port configurations. This dimensional approach allows parallel reading operations that would be impossible with a single memory structure, achieving high-speed coefficient retrieval.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Adaptability or versatility

If multiple read scan modes are supported, then adaptability is improved, but processing time increases

Engineering Contradiction:
Improvescan mode flexibilityVSAvoidprocessing time
Core Design Contradiction:
Adaptability or versatilityVSLoss of time

Solution Approach 1:

The memories are pre-configured with specific write and read ports during the design phase. The write ports and read ports are assigned to specific memories based on the coefficient positions, so that when reading is needed, the correct coefficients are already in the correct memory locations for immediate parallel retrieval in any scan mode.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The system dynamically switches between different scan modes (zigzag scan, alternate horizontal scan, alternate vertical scan) by controlling which read ports are activated and in what sequence. This dynamic control allows the same hardware structure to adapt to different scanning requirements without increasing processing time.

Inventive Principle:
Principle #15Dynamics

3Productivity

If n consecutive coefficients are read in parallel, then productivity is improved, but memory structure complexity increases

Engineering Contradiction:
Improvecoding speedVSAvoidmemory structure complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

Each memory is assigned specific local qualities - particular write ports and read ports - that are optimized for its function. The first memory, second memory, and third memory each have designated ports that enable them to contribute specific coefficients to the parallel reading process, achieving high productivity through specialized local configurations.

Inventive Principle:
Principle #3Local quality

Data Source

PatentUS7542612B2Signal processing method and signal processing device
Publication Date: 2009.06.02 PANASONIC SEMICON SOLUTIONS CO LTD
  • US7542612B2 patent drawing
  • US7542612B2 patent drawing
  • US7542612B2 patent drawing

AI summary

A storage unit which stores n pieces of data is formed by m memories (m≠n). The n pieces of data are sorted into the memories such that the n pieces of data can be read in parallel no matter which read scan mode is selected among a plurality of read scan modes. With this structure, rearrangement of image data, or the like, is realized with low cost and high speed.