Parallel Phase Comparator Circuit for Accurate Clock Recovery
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Existing phase comparators in high-speed data communication are prone to errors due to precision issues in signal delay and deadband effects, making it difficult to maintain accurate phase synchronization against variations in power supply voltage and temperature.
Innovation Solution
A phase comparator that performs parallel phase comparison and window determination, allowing phase comparison results to be output only when the data edge lies within a defined window, using multiple phases of clock signals to stabilize the phase detection process.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Speed
If high-speed data communication is implemented using conventional phase difference detection circuits, then data transmission speed is improved, but measurement precision deteriorates due to output delay of flip flop circuits
Solution Approach 1:
The phase difference detection is divided into multiple parallel detection circuits (first, second, third, and fourth phase difference detection circuits), each handling a specific phase relationship. This segmentation allows simultaneous detection of multiple phase differences, improving both speed and precision by distributing the detection load across parallel paths rather than sequential processing.
Solution Approach 2:
The invention transitions from single-phase sequential detection to multi-phase parallel detection by introducing multiple clock phases (first through fourth phases). This dimensional expansion from 1D sequential to 2D parallel processing enables high-speed detection without sacrificing precision, as multiple phase relationships are evaluated simultaneously in different dimensional spaces.
2Measurement precision
If signal delay means is used to synchronize clock and data signals, then phase synchronization is improved, but manufacturing precision deteriorates due to difficulty in achieving accurate delay control
Solution Approach 1:
The invention extracts and eliminates the signal delay means from the phase comparison system. Instead of using delay circuits to synchronize signals, the design directly compares phase relationships between clock and data signals using multiple parallel detection circuits. This removal of the delay component eliminates the manufacturing precision issues associated with achieving accurate delay control while maintaining phase synchronization through direct parallel phase evaluation.
Solution Approach 2:
Multiple clock phases (first, second, third, and fourth phases with different phase relationships) are introduced as intermediaries to facilitate direct phase comparison without requiring signal delay. These intermediary clock phases enable the system to establish phase synchronization relationships through direct comparison rather than through delay-based adjustment, thereby avoiding manufacturing precision challenges.
3Device complexity
If conventional phase difference detection is used, then device complexity is reduced, but reliability deteriorates due to deadband effects and susceptibility to voltage and temperature variations
Solution Approach 1:
Multiple phase difference detection circuits are merged into a unified system where their outputs are combined to determine the final phase relationship. This merging approach enhances reliability by cross-validating phase differences through multiple independent detection paths, making the system more robust against voltage and temperature variations while maintaining manageable complexity through systematic integration.
Solution Approach 2:
The determination circuit receives feedback from multiple phase difference detection circuits and uses this information to accurately determine the phase relationship between clock and data signals. This feedback mechanism from multiple parallel sources improves reliability by providing redundant information that can be synthesized to overcome deadband effects and environmental variations, ensuring stable phase comparison.
Data Source
AI summary
A phase comparison process in a timing recovery process for high-speed data communication defines a data window and compares the phase of a clock in the window with the phase of an edge of data so as to realize a parallel process, wherein the phase comparison and the process of determining whether a data edge lies within the window are performed in parallel to each other, and the phase comparison result is output only if the data edge lies within the window. With this configuration, it is possible to perform an accurate phase comparison process with no errors without requiring high-precision delay circuits.