Parallel Power System Dynamic Load Sharing via Standby Arbitration

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Power systems with multiple devices in parallel face inefficiencies due to varying load conditions, particularly during low load periods, where existing control strategies struggle to enhance efficiency beyond a certain point, leading to prolonged operation at suboptimal levels.

Innovation Solution

A power system with a synchronized allocation bus and control units that dynamically adjust the operation status of power devices by setting some to standby mode during low load conditions, using AND logic operations and arbitration to optimize power delivery and efficiency.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If multiple power devices are connected in parallel to form a redundant power system, then system reliability is improved, but system efficiency deteriorates during light load conditions

Engineering Contradiction:
Improvesystem reliabilityVSAvoidsystem efficiency
Core Design Contradiction:
ReliabilityVSLoss of energy

Solution Approach 1:

The patent implements dynamic load sharing among parallel power devices through a control unit that continuously monitors output currents and adjusts duty cycles. This allows the system to transition from static parallel operation (where all devices operate simultaneously at reduced efficiency) to dynamic operation (where the control unit optimizes the contribution of each device based on real-time conditions), thereby resolving the contradiction between maintaining reliability through redundancy and improving efficiency during light load conditions.

Inventive Principle:
Principle #15Dynamics

2Loss of energy

If control technology and semiconductor device efficiency optimization are further enhanced, then power efficiency is improved, but system complexity increases significantly

Engineering Contradiction:
Improvepower efficiencyVSAvoidcontrol strategy complexity
Core Design Contradiction:
Loss of energyVSDevice complexity

Solution Approach 1:

The patent employs a self-service control mechanism where the control unit automatically monitors output currents, detects efficiency deviations, and adjusts duty cycles without external intervention. This self-regulating approach eliminates the need for complex manual control strategies or additional parameter adjustment mechanisms, achieving efficiency improvements while keeping the control system relatively simple and maintainable.

Inventive Principle:
Principle #25Self-service

3Reliability

If power devices operate continuously in parallel to maintain redundancy, then system reliability is maintained, but energy waste increases during low load periods

Engineering Contradiction:
Improveredundancy maintenanceVSAvoidpower consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

The patent applies partial action by allowing power devices to operate at different levels of engagement. The control unit can reduce the duty cycle of certain devices or put them into standby mode when full parallel operation is not needed, while maintaining the capability to quickly activate them if reliability is required. This partial engagement strategy reduces energy consumption during low load periods while preserving redundancy when needed.

Inventive Principle:
Principle #16Partial or excessive action

Data Source

PatentUS10001824B2Power system and power allocation method thereof
Publication Date: 2018.06.19 DELTA ELECTRONICS INC(CN)
  • US10001824B2 patent drawing
  • US10001824B2 patent drawing
  • US10001824B2 patent drawing

AI summary

A power system including power devices connected in parallel and an allocation bus is provided. Each power devices includes an allocation signal pin, a power unit and a control unit. The control unit controls a logic level of the allocation signal pin based on an operation status of the power unit. The AND logic operation performed on the logic level of the allocation signal pin of each of the power devices results in the logic level of the allocation bus. One of the power devices is set to a master mode through a first arbitration. The other power devices monitor the operation status of each other and a status of the allocation bus. Through a second arbitration, one of the power devices under a first operation status is set to a standby mode.