Switching circuit capable of reducing parasitic capacitance variation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Integrated circuits with parallel-connected switches experience significant variations in parasitic capacitance due to on/off operations, affecting circuit characteristics and performance accuracy.
Innovation Solution
A switching circuit design featuring a main switch array and an auxiliary switch array, both connected in parallel, with control circuits to maintain a threshold number of turned-on switch elements, stabilizing the total number of active switches and reducing parasitic capacitance variation.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Adaptability or versatility
If switches are configured in parallel connection to adjust circuit characteristics, then the adaptability of the integrated circuit is improved, but the parasitic capacitance variation increases
Solution Approach 1:
A dummy switch array is introduced as an intermediary component to compensate for parasitic capacitance variations. The dummy switch array does not directly participate in the primary switching function but serves to balance the total parasitic capacitance by turning on complementary switches when main switches change state, thereby maintaining stable total capacitance while enabling circuit characteristic adjustment
2Adaptability or versatility
If multiple switches are turned on or off to adjust circuit performance, then the circuitry characteristics can be modified, but the operating performance accuracy deteriorates due to parasitic capacitance variation
Solution Approach 1:
The invention changes the parameter of total switched-on switch count to maintain constant parasitic capacitance. By dynamically adjusting which switches are on (changing switch configuration parameters) while keeping the total number constant, the circuit can modify its characteristics through different switch combinations without affecting the total capacitance value, thus maintaining operating performance accuracy
Data Source
AI summary
A switching circuit includes: a main switch array including multiple main switch elements respectively arranged on multiple main signal paths configured in a parallel connection, wherein the multiple main signal paths are coupled with a first circuit node; a main switch control circuit for controlling the multiple main switch elements; an auxiliary switch array including multiple auxiliary switch elements respectively arranged on multiple auxiliary signal paths configured in a parallel connection, wherein the multiple auxiliary signal paths are also coupled with the first circuit node; and an auxiliary switch control circuit for controlling the multiple auxiliary switch elements so as to maintain a total number of turned-on switch elements in the main switch array and the auxiliary switch array to be equal to or more than a threshold quantity.

