Parallel Symbol Decoder Architecture for Low-Power Decompression

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The inefficiency of using software for decompressing compressed data in electronic devices, which requires a large number of decompression operations and memory accesses, leading to increased power consumption and reduced performance.

Innovation Solution

A hardware-based decoding subsystem with a symbol decoder and a second symbol resolver that performs decompression operations in parallel, allowing for the decoding of multiple symbols per clock cycle and reducing the need for extensive memory access and power consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If software is used for decompressing compressed data, then the device can handle general-purpose operations, but the decompression efficiency is low and power consumption is high

Engineering Contradiction:
Improvedecompression efficiencyVSAvoidpower consumption
Core Design Contradiction:
ProductivityVSUse of energy by moving object

Solution Approach 1:

The patent replaces the software-based decompression mechanism with a dedicated hardware decoding subsystem. This hardware subsystem includes a symbol decoder and a second symbol resolver that operate in parallel to decode compressed data directly in hardware, eliminating the need for software interpretation and reducing dependency on general-purpose processors. This substitution of hardware for software significantly improves decompression efficiency and reduces power consumption.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The decoding subsystem is segmented into multiple specialized functional units: a symbol decoder for decoding first symbols from compressed data blocks, and a second symbol resolver for resolving second symbols from remaining bits. These units operate in parallel, dividing the decompression workload into independent segments that can be processed simultaneously, thereby improving overall decompression throughput and efficiency.

Inventive Principle:
Principle #1Segmentation

2Speed

If software decompression is used, then flexibility is maintained, but processing speed and performance are reduced

Engineering Contradiction:
Improvedecompression speedVSAvoidprocessing complexity
Core Design Contradiction:
SpeedVSDevice complexity

Solution Approach 1:

The patent replaces the software-based decompression mechanism with a dedicated hardware decoding subsystem. This hardware subsystem includes a symbol decoder and a second symbol resolver that operate in parallel to decode compressed data directly in hardware, eliminating the need for software interpretation and reducing dependency on general-purpose processors. This substitution of hardware for software significantly improves decompression efficiency and reduces power consumption.

Inventive Principle:
Principle #28Mechanics substitution (Replace mechanical system)

Solution Approach 2:

The symbol decoder and second symbol resolver are configured to operate in parallel from the outset, with the second symbol resolver beginning its resolution process while the symbol decoder is still processing. This preliminary action allows the system to prepare multiple decoding paths simultaneously, reducing overall processing time and improving decompression speed without proportionally increasing complexity.

Inventive Principle:
Principle #10Preliminary action

Data Source

PatentUS11424761B2Multiple symbol decoder
Publication Date: 2022.08.23 ATI TECHNOLOGIES ULC
  • US11424761B2 patent drawing
  • US11424761B2 patent drawing
  • US11424761B2 patent drawing

AI summary

An electronic device includes a decoding subsystem having a symbol decoder and a second symbol resolver with a plurality of local symbol decoders and a symbol selector. The symbol decoder outputs a first symbol decoded from an initial code for which a symbol is available in a block of the compressed data. The second symbol resolver decodes, in each local symbol decoder, substantially in parallel with decoding the first symbol in the symbol decoder, a respective symbol from a subsequent initial code for which a symbol is available in a respective sub-block of the block of the compressed data. The second symbol resolver outputs, by the symbol selector, as a second symbol, one of the respective symbols from the local symbol decoders selected by the symbol selector based on the initial code.