Parallel Varistor Wafers for Compact Overvoltage Protection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Conventional overvoltage protection devices face challenges in effectively managing prolonged overvoltage conditions, which can lead to overheating and failure due to sustained current conduction, and existing solutions often require multiple components to achieve adequate energy withstand capabilities.

Innovation Solution

The proposed overvoltage protection device incorporates a varistor assembly with axially stacked varistor wafers connected in electrical parallel, a meltable member for fail-safe thermal disconnection, and a void filling member to manage heat and prevent thermal runaway, ensuring reliable operation during surge events.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Stress or pressure

If multiple varistor wafers are stacked in series to increase voltage withstand capability, then the device can handle higher voltages, but the device height increases and compactness is compromised

Engineering Contradiction:
Improvevoltage withstand capabilityVSAvoiddevice height
Core Design Contradiction:
Stress or pressureVSLength of stationary object

Solution Approach 1:

The patent transitions from vertical stacking (series connection increasing height) to horizontal integration (parallel connection within same height plane). Multiple varistor wafers are arranged side-by-side and connected in parallel through conductive layers, achieving high voltage withstand capability without increasing device height, thus resolving the contradiction between voltage capability and compact dimensions.

Inventive Principle:
Principle #17Another dimension (Dimensionality change)

2Use of energy by moving object

If a single large varistor wafer is used to handle high surge energy, then energy withstand capability is improved, but manufacturing precision and reliability decrease

Engineering Contradiction:
Improvesurge energy withstand capabilityVSAvoidwafer fabrication precision
Core Design Contradiction:
Use of energy by moving objectVSManufacturing precision

Solution Approach 1:

The patent divides a single large varistor wafer into multiple smaller wafer segments connected in parallel. Each small wafer can be manufactured with standard precision, avoiding the need for high-precision fabrication of large wafers. The parallel configuration ensures that if one segment fails, others continue to provide protection, thereby improving both manufacturability and reliability while maintaining high surge energy withstand capability.

Inventive Principle:
Principle #1Segmentation

3Reliability

If multiple discrete protection components are used to achieve adequate energy withstand capability, then reliability is improved, but device complexity increases

Engineering Contradiction:
Improveprotection reliabilityVSAvoidcomponent quantity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent combines multiple varistor wafers into a single integrated module with common electrodes and conductive layers. The wafers are electrically connected in parallel through shared conductive structures, forming one unified protection device rather than multiple discrete components. This integration maintains the reliability benefits of multiple elements while reducing overall device complexity and simplifying installation.

Inventive Principle:
Principle #5Merging (Combining)

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This configuration enhances the device's ability to handle surge currents and prolonged overvoltages, preventing overheating and ensuring safe failure modes while maintaining a compact form factor and efficient energy dissipation.

Implementation Method 1

the SPD will each perform as an insulator and thus not conduct current during normal operating conditions. In the event of a surge current in, for example, L1, protection of power system load devices may necessitate providing a current path to ground for the excess current of the surge current. The surge current may generate a transient overvoltage between L1 and N.

Methodology Applied
Scientific EffectJoule heating: Joule Heating

Implementation Method 2

an electrically conductive meltable member, wherein the meltable member is responsive to heat in the overvoltage protection device to melt and form an electrical short circuit path across the first and second electrode members

Methodology Applied
Scientific EffectMelting: Melting

Implementation Method 3

a void filling member to manage heat and prevent thermal runaway, ensuring reliable operation during surge events

Methodology Applied
Scientific EffectThermal conduction: Conduction (thermal)

Data Source

PatentUS11165246B2Overvoltage protection device including multiple varistor wafers
Publication Date: 2021.11.02 RIPD RESEARCH AND IP DEVELOPMENT LTD
  • US11165246B2 patent drawing
  • US11165246B2 patent drawing
  • US11165246B2 patent drawing

AI summary

An overvoltage protection device includes a first electrode member, a second electrode member, and a varistor assembly. The varistor assembly includes: a plurality of varistor wafers each formed of a varistor material; and at least one electrically conductive interconnect member connecting the varistor wafers in electrical parallel between the first and second electrode members. The varistor wafers are axially stacked between the first and second electrodes.