Parallel Voltage Regulator Stages for MLC Memory Power Savings

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The complexity and power consumption of voltage regulation systems in semiconductor memory devices, particularly in multi-level cell (MLC) flash memory, increase with the number of voltage levels required, leading to inefficiencies in energy usage and circuit complexity.

Innovation Solution

A voltage regulator system with multiple stages coupled in parallel, each stage including a source follower circuit and a sample and hold circuit, allows for independent control of regulated voltage outputs, reducing current draw from the upstream voltage generator and minimizing power consumption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Quantity of substance

If multiple voltage levels are used in MLC memory operations, then the memory can represent more binary digits per cell (increasing density), but the circuit complexity and power consumption increase significantly

Engineering Contradiction:
Improvememory densityVSAvoidcircuit complexity
Core Design Contradiction:
Quantity of substanceVSDevice complexity

Solution Approach 1:

The patent combines multiple voltage regulation functions into a single regulator circuit that can output multiple voltage levels (Vreg1, Vreg2, etc.) through parallel subsequent stages. This merging approach reduces the number of separate voltage regulators needed, thereby decreasing circuit complexity while maintaining the ability to support multiple voltage levels for MLC operations

Inventive Principle:
Principle #5Merging (Combining)

2Quantity of substance

If multiple voltage levels are used in MLC memory operations, then the memory can represent more binary digits per cell (increasing density), but the power consumption increases

Engineering Contradiction:
Improvememory densityVSAvoidpower consumption
Core Design Contradiction:
Quantity of substanceVSUse of energy by stationary object

Solution Approach 1:

The patent segments the voltage regulation system into a first stage (voltage regulator) and multiple parallel subsequent stages. Each subsequent stage can be independently controlled to provide different voltage levels only when needed, allowing the system to consume power efficiently by activating only the necessary voltage levels rather than maintaining all levels continuously

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The patent implements dynamic control of the parallel subsequent stages, where each stage can be independently enabled or disabled based on the current operation requirements. This dynamic configuration allows the system to adapt power consumption to the actual needs of the memory operation, reducing overall power usage while supporting multiple voltage levels for high-density MLC operations

Inventive Principle:
Principle #15Dynamics

3Adaptability or versatility

If traditional parallel voltage regulator configurations are used, then multiple voltage levels can be provided, but current dissipation is high

Engineering Contradiction:
Improvevoltage level provisionVSAvoidcurrent dissipation
Core Design Contradiction:
Adaptability or versatilityVSLoss of energy

Solution Approach 1:

The patent merges multiple voltage regulation functions into a single upstream voltage regulator that feeds multiple parallel subsequent stages. This configuration allows the system to provide multiple voltage levels while sharing the burden of voltage generation, thereby reducing the current dissipation compared to traditional parallel regulator configurations where each regulator operates independently

Inventive Principle:
Principle #5Merging (Combining)

Data Source

PatentUS8253396B2Voltage regulator system
Publication Date: 2012.08.28 MICRON TECHNOLOGY INC
  • US8253396B2 patent drawing
  • US8253396B2 patent drawing
  • US8253396B2 patent drawing

AI summary

The present disclosure includes circuits, systems and methods for regulating voltage. One voltage regulator system embodiment includes a voltage regulator having an output and a number of stages coupled in parallel to the output of the voltage regulator. Each stage includes a source follower circuit, and a sample and hold circuit coupled in series between the output of the voltage regulator and an input of the source follower circuit.