Parallelized Boot Sequence for Computing Devices

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The serial restoration process of device interface controllers during a computing device's boot sequence leads to increased power on latency, affecting efficiency and user experience, especially with growing numbers of interface controllers.

Innovation Solution

Implementing a parallelized boot sequence using special purpose processors to restore previously-trained operational parameters and cached data in parallel, reducing the reliance on general purpose processors and enabling simultaneous restoration across multiple controllers.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of time

If device interface controllers are restored serially during boot sequence, then the restoration process is simple to implement, but power on latency increases

Engineering Contradiction:
Improvepower on latencyVSAvoidboot sequence complexity
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

The boot sequence is segmented into multiple parallel restoration tasks, each handled by a dedicated special purpose processor. Each processor independently restores specific device interface controllers simultaneously, dividing the monolithic serial restoration process into concurrent parallel segments that reduce overall power on latency.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Device interface controllers are restored to operational state before the main processing begins. The special purpose processors perform preliminary restoration of controllers in parallel during the boot sequence, ensuring that all necessary components are ready before the general purpose processor initiates main operations, thereby reducing waiting time and power on latency.

Inventive Principle:
Principle #10Preliminary action

2Adaptability or versatility

If more device interface controllers are added to the system, then system functionality increases, but power on latency increases due to serial restoration

Engineering Contradiction:
Improvesystem functionalityVSAvoidpower on latency
Core Design Contradiction:
Adaptability or versatilityVSLoss of time

Solution Approach 1:

The system architecture segments restoration responsibilities across multiple special purpose processors, allowing each processor to handle specific device interface controllers independently. This segmentation enables linear scalability where adding more controllers can be accommodated by distributing them across the parallel processor pool, maintaining constant power on latency regardless of system functionality expansion.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

Special purpose processors are designed with universal restoration capabilities that can handle multiple types of device interface controllers. Each processor can restore various controller types (memory controllers, I/O controllers, etc.) depending on assignment, providing multi-functionality that allows the system to scale functionality without proportionally increasing restoration time.

Inventive Principle:
Principle #6Universality (Multi-functionality)

Data Source

PatentUS20240403065A1Parallelized boot sequence
Publication Date: 2024.12.05 ADVANCED MICRO DEVICES INC
  • US20240403065A1 patent drawing
  • US20240403065A1 patent drawing
  • US20240403065A1 patent drawing

AI summary

The disclosed device includes multiple special purpose processors that are configured to perform, in parallel, a power on transition sequence for the device, which can involve restoring a data state of components of the device using data stored in local storages of the special purpose processors. Various other methods, systems, and computer-readable media are also disclosed.