Two-Stage Parity Decoding for Lower-Complexity Error Correction
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current digital information transfer systems face limitations in error detection and correction, often requiring complex and power-intensive error correction schemes that are not efficient in real-time applications.
Innovation Solution
The implementation of a digital information system that includes a channel detector performing column parity checks and a decoder performing pseudo-random and slope parity checks, providing a combination of channel detector and decoder that offers a greater than 0.4 dB gain in signal-to-noise ratio, with the ability to iteratively refine error correction using feedback loops.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If complex error correction schemes with substantial parity bits are used, then error detection and correction capability is improved, but device complexity and power consumption increase
Solution Approach 1:
The error correction process is divided into two distinct stages: a first decoder performing column-based parity checks, and a second decoder performing row-based parity checks. This segmentation allows each decoder to operate with reduced complexity while collectively achieving superior error correction capability, resolving the contradiction between reliability and device complexity.
Solution Approach 2:
The patent introduces a two-dimensional decoding architecture where data is processed both column-wise and row-wise through separate decoding passes. This dimensional approach enables the system to achieve enhanced error correction without proportionally increasing complexity, as each dimension operates independently with simplified logic.
2Reliability
If complex error correction schemes with substantial parity bits are used, then error detection and correction capability is improved, but power consumption increases
Solution Approach 1:
By dividing the error correction function into two separate decoders operating in sequence, each handling a specific dimension (columns then rows), the patent reduces the computational burden and power consumption of each individual decoding operation compared to a single complex decoder, while maintaining overall high reliability.
3Measurement precision
If iterative decoding with feedback loops is implemented, then error correction accuracy is improved, but processing time and complexity increase
Solution Approach 1:
The first decoder performs preliminary error correction on column-based parity data before the second decoder processes row-based parity. This preliminary action reduces the error burden for subsequent decoding stages, achieving high accuracy without requiring extensive iterative loops that would increase processing time.
Data Source
AI summary
Various systems and methods for code based error reduction. For example, in one digital information system including a channel detector and a decoder, the channel detector receives an encoded data set and is operable to perform a column parity check. The channel detector provides an output representing the encoded data set. The decoder receives the output from the channel detector and is operable to perform two checks. The two checks may be one of: two pseudo-random parity checks, a pseudo-random parity check and a slope parity check, and two slope parity checks. In addition, the decoder provides another output representing the encoded data set.