Multi-Level Parity Generation Circuits for Adaptive Memory ECC
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current memory systems face challenges in efficiently managing multiple error correction levels, as existing parity generation circuits are not optimized to adapt to varying error occurrence probabilities during data transmission, leading to suboptimal performance in error correction modes.
Innovation Solution
The proposed solution involves a parity generation circuit with a first and second parity generation part, capable of generating parities in different error correction modes, using a combination of encoding matrices and trans matrices to calculate and output parity matrices, allowing for adaptive error correction based on error probability.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Device complexity
If a single parity generation circuit is used for all error correction modes, then the device complexity is reduced, but the adaptability to different error correction capabilities deteriorates
Solution Approach 1:
The parity generation circuit is divided into multiple independent parts: a first parity generation part for generating first parity in a first error correction mode, and a second parity generation part for generating second parity in a second error correction mode. Each part is optimized for its specific error correction capability, allowing the system to adapt to different error correction requirements without increasing overall complexity.
Solution Approach 2:
The circuit implements dynamic adaptability by selecting different parity generation paths based on the required error correction mode. The system can switch between the first parity generation part and the second parity generation part depending on the error occurrence probability and required correction capability, making the circuit dynamically adaptable rather than static.
2Adaptability or versatility
If multiple separate parity generation circuits are used for different error correction modes, then the adaptability is improved, but the device complexity increases
Solution Approach 1:
The first and second parity generation parts are merged into a single integrated parity generation circuit within the memory controller. This consolidation allows the system to maintain multiple error correction capabilities while avoiding the complexity of completely separate circuits, as the parts share common infrastructure and can be managed through unified control logic.
Solution Approach 2:
The parity generation circuit is designed with multi-functionality, where the same circuit structure can perform different error correction functions by activating appropriate parts. The first parity generation part handles modes with lower error correction requirements, while the second part handles modes with higher requirements, making the overall circuit universal across multiple error correction scenarios.
3Reliability
If error correction is optimized for high error probability modes, then the reliability is improved, but the productivity for low error probability modes deteriorates
Solution Approach 1:
The system dynamically changes the error correction parameters based on the detected error occurrence probability. When error probability is high, the system activates the second parity generation part with stronger error correction capability. When error probability is low, it uses the first parity generation part with lighter overhead, thus maintaining reliability when needed while optimizing productivity during normal operation.
Solution Approach 2:
The error correction mode is made dynamic rather than static, allowing the system to adjust the parity generation strategy in real-time based on channel conditions. This dynamic adaptation ensures that the system maintains high reliability in poor conditions while achieving high productivity in good conditions, resolving the trade-off between reliability and productivity.
Data Source
AI summary
A parity generation logic circuit includes a first parity generation part and a second parity generation part. The first parity generation part is configured to generate a first parity in a first error correction mode having a first error correction capability for original data. The second parity generation part is configured to generate a second parity using the first parity in a second error correction mode having a second error correction capability.