Parity Generation Circuitry for Data Storage Error Detection

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing data storage apparatuses consume significant energy due to frequent parity bit regeneration during read accesses, which can lead to silent data corruption and increased energy consumption, as the parity value is not recomputed in a way that detects changes in data bits efficiently.

Innovation Solution

The implementation of a data storage apparatus with parity generation circuitry that generates a parity bit based on stored data values without switching during read operations, using transition detection circuitry to flag errors only when data bits change, and incorporating write parity bits to ensure accurate error detection and prevent silent data corruption.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If parity bit is regenerated during each read access to detect data corruption, then error detection capability is improved, but energy consumption increases significantly

Engineering Contradiction:
Improveerror detection capabilityVSAvoidenergy consumption
Core Design Contradiction:
ReliabilityVSUse of energy by moving object

Solution Approach 1:

A parity bit is generated in advance when data is written to storage and stored alongside the data. During read operations, this pre-generated parity bit is used directly without regeneration, eliminating the need for repeated computation and reducing energy consumption while maintaining error detection capability

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The parity bit generated during write operation is copied and stored in association with the data in the storage array. This stored copy is then reused during read operations instead of regenerating the parity bit, reducing the computational load and energy consumption during frequent read accesses

Inventive Principle:
Principle #26Copying

2Use of energy by moving object

If parity bit is not regenerated during read operations to reduce energy consumption, then energy consumption is reduced, but detection of silent data corruption becomes difficult

Engineering Contradiction:
Improveenergy consumptionVSAvoiddetection of silent data corruption
Core Design Contradiction:
Use of energy by moving objectVSReliability

Solution Approach 1:

Transition detection circuitry continuously monitors the parity bit for changes and generates an error signal when a transition is detected. This feedback mechanism enables detection of silent data corruption without requiring active parity regeneration during read operations, thus maintaining reliability while reducing energy consumption

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The parity bit and transition detection circuitry automatically monitor themselves for changes without external intervention. The system self-detects corruption through the transition detection mechanism, eliminating the need for external parity regeneration during reads and reducing overall system energy consumption

Inventive Principle:
Principle #25Self-service

Data Source

PatentUS9760438B2Error detection in stored data values
Publication Date: 2017.09.12 ARM LTD
  • US9760438B2 patent drawing
  • US9760438B2 patent drawing
  • US9760438B2 patent drawing

AI summary

A data storage apparatus is provided which has a plurality of data storage units, each respective data storage unit configured to store a respective data bit of a data word. Stored data value parity generation circuitry is configured to generate a parity bit for the data word in dependence on the data bits of the data word stored in the plurality of data storage units. The stored data value parity generation circuitry is configured such that switching within the stored data value parity generation circuitry does not occur when the data word is read out from the plurality of data storage units. Transition detection circuitry is configured to detect a change in value of the parity bit.