Particle-filled Through Silicon Vias for Thermal Expansion Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The mismatch in coefficients of thermal expansion (CTE) between copper and silicon in through silicon vias leads to mechanical stress and failures such as delamination and die cracking due to temperature excursions, which can degrade integrated circuit performance and increase costs by requiring larger die sizes or reduced via density.

Innovation Solution

The use of particle-filled through silicon vias with a composite bulk material having a reduced CTE, achieved by embedding particles with a lower CTE than copper within a copper matrix, which reduces thermal expansion and stress, while maintaining electrical conductivity.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If copper is used to fill through silicon vias, then electrical conductivity is improved, but thermal expansion mismatch causes mechanical stress and reliability degradation

Engineering Contradiction:
Improvevia reliabilityVSAvoidthermal expansion mismatch
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The patent applies composite materials by filling the through silicon via with a composite material consisting of copper particles embedded in a solder matrix, rather than using pure copper. This composite structure allows the via material to have both good electrical conductivity (from copper particles) and reduced thermal expansion mismatch (from the solder matrix with lower CTE than pure copper), thereby resolving the contradiction between conductivity and thermal expansion compatibility

Inventive Principle:
Principle #40Composite materials

Solution Approach 2:

The patent changes the physical and chemical parameters of the via fill material by using a composite composition with controlled particle size, volume fraction, and material properties. By adjusting the copper particle concentration and solder matrix composition, the effective CTE of the via material can be tuned to better match silicon, while maintaining adequate electrical conductivity, thus resolving the thermal expansion mismatch problem

Inventive Principle:
Principle #35Parameter changes

2Reliability

If via size is reduced to maintain stress below critical levels, then thermal stress is reduced, but die density and productivity decrease

Engineering Contradiction:
Improvestress controlVSAvoiddie density
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

By using composite via fill material with tailored CTE properties, smaller via sizes can be used without exceeding critical stress levels. The composite material's reduced thermal expansion allows higher via density on the die while maintaining stress control, thereby improving die density and productivity without sacrificing reliability

Inventive Principle:
Principle #40Composite materials

3Reliability

If via spacing is increased to reduce thermal stress, then mechanical failures are prevented, but die area increases and density decreases

Engineering Contradiction:
Improvefailure preventionVSAvoiddie area
Core Design Contradiction:
ReliabilityVSArea of stationary object

Solution Approach 1:

The composite via fill material with reduced CTE allows smaller spacing between adjacent vias while preventing thermal stress-induced failures. This enables higher via density within the same die area, reducing the overall die area required for a given functionality and improving area utilization

Inventive Principle:
Principle #40Composite materials

4Reliability

If copper volume fraction is increased to improve conductivity, then electrical performance is enhanced, but thermal expansion mismatch increases

Engineering Contradiction:
Improveelectrical conductivityVSAvoidCTE mismatch
Core Design Contradiction:
ReliabilityVSObject-affected harmful factors

Solution Approach 1:

The patent optimizes the copper particle volume fraction within the solder matrix to achieve a balance between electrical conductivity and thermal expansion compatibility. By controlling the copper content and distribution in the composite, adequate conductivity is maintained while the solder matrix provides CTE buffering to reduce thermal expansion mismatch with silicon

Inventive Principle:
Principle #40Composite materials

Applied Scientific Principles

This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.

Function Achieved in This Case

This approach significantly reduces mechanical stress and enhances the reliability of integrated circuits by minimizing thermal expansion mismatch, allowing for higher density and smaller via sizes without compromising performance.

Implementation Method 1

Many materials may undergo a physical expansion or contraction resulting from a change in temperature. A coefficient of thermal expansion (CTE) may represent a change in unit volume of a bulk material for a unit change in temperature.

Methodology Applied
Scientific EffectThermal expansion: Thermal Expansion

Implementation Method 2

The use of particle-filled through silicon vias with a composite bulk material having a reduced CTE, achieved by embedding particles with a lower CTE than copper within a copper matrix

Methodology Applied
Scientific EffectComposite materials: Composite Materials

Data Source

PatentUS7528006B2Integrated circuit die containing particle-filled through-silicon metal vias with reduced thermal expansion
Publication Date: 2009.05.05 INTEL CORP
  • US7528006B2 patent drawing
  • US7528006B2 patent drawing
  • US7528006B2 patent drawing

AI summary

A method, apparatus and system with an electrically conductive through hole via of a composite material with a matrix forming a continuous phase and embedded particles, with a different material property than the matrix, forming a dispersed phase, the resulting composite material having a different material property than the matrix.