Partitioned Microelectronic Device for High-Frequency RF Efficiency
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current RF circuits for high-frequency wireless applications, such as 5G and WiGig, face challenges with low power amplifier efficiencies and increased thermal requirements due to the use of lossy silicon substrates, which are exacerbated by the need for multiple power amplifiers in phased array arrangements.
Innovation Solution
The design efficiently partitions high-frequency components using non-CMOS technologies like GaAs and GaN, integrating critical parts on different substrates within a package fabric architecture, allowing for high-quality passive networks and reduced thermal dissipation by decoupling antenna units and RF circuits, and utilizing compound semiconductor materials for improved performance.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Ease of manufacture
If lossy silicon substrates are used for RF circuits, then manufacturing is easier and cost is lower, but power amplifier efficiency decreases and thermal requirements increase
Solution Approach 1:
The patent divides the RF circuit system into separate modules: silicon-based CMOS circuits for baseband processing and non-CMOS circuits (using GaAs or GaN) for RF signal processing and power amplification. This segmentation allows each module to be optimized for its specific function, achieving high power amplifier efficiency while maintaining manufacturing advantages of silicon CMOS for other components.
Solution Approach 2:
The patent extracts the power amplifier and RF signal processing functions from the silicon substrate and places them on separate non-CMOS substrates. This extraction removes the source of energy loss from the silicon substrate, allowing high efficiency RF operation while keeping the silicon substrate for functions where it excels.
2Reliability
If multiple power amplifiers are used in phased array arrangements, then communication performance improves, but thermal requirements and system complexity increase
Solution Approach 1:
The patent segments the phased array system into multiple independent RF modules, each containing its own power amplifier on a non-CMOS substrate. These modules can be independently optimized and tested, reducing overall system complexity while maintaining the performance benefits of multiple amplifiers.
Solution Approach 2:
The patent introduces an interposer substrate as an intermediary component that interfaces between the silicon CMOS substrate and the non-CMOS RF substrates. This interposer simplifies the integration of multiple power amplifiers by providing standardized connection interfaces and signal routing, reducing the complexity of managing multiple amplifiers in a phased array.
3Speed
If high frequency operation above 15 GHz is implemented, then future wireless application performance improves, but power loss and thermal dissipation increase
Solution Approach 1:
The patent applies local quality by using non-CMOS technologies (GaAs, GaN) specifically for the RF and power amplifier sections where high frequency operation is required, while maintaining silicon CMOS for baseband processing. This localized approach ensures optimal high-frequency performance and low power loss in the critical RF paths without compromising the overall system.
Data Source
AI summary
Embodiments of the invention include a microelectronic device that includes a transceiver coupled to a first substrate and a second substrate coupled to the first substrate. The second substrate includes an antenna unit for transmitting and receiving communications at a frequency of approximately 4 GHz or higher. An interposer substrate can provide a spacing between the first and second substrates.