Image Forming Device Partitioned Storage Trim Processing

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

The performance of semiconductor storage devices, such as SSDs and eMMC, is hindered by the need for frequent Trim commands, which can occupy CPU resources and delay job processing, especially during wear leveling and garbage collection, leading to decreased efficiency and potential transmission errors.

Innovation Solution

Implementing a controller that divides storage areas into partitions, allowing for sequential Trim command execution, enabling the device to stop Trim processing when receiving a job signal and respond promptly, thus minimizing the impact on CPU resources and user convenience.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If Trim command is executed frequently to maintain semiconductor storage performance, then storage reliability is improved, but CPU resources are occupied and job processing is delayed

Engineering Contradiction:
Improvestorage performanceVSAvoidjob processing speed
Core Design Contradiction:
ReliabilityVSProductivity

Solution Approach 1:

The storage area is divided into multiple partitions, and Trim commands are executed sequentially for each partition rather than all at once. This segmentation allows the system to process Trim operations in manageable chunks, reducing CPU resource occupation at any given moment while still maintaining storage performance across the entire storage area.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The Trim command execution is performed periodically for each partition in sequence, with intervals between partition processing. This periodic action allows job processing to proceed during the intervals, preventing continuous CPU occupation while ensuring that all partitions receive Trim treatment to maintain storage reliability.

Inventive Principle:
Principle #19Periodic action

2Reliability

If Trim processing is executed continuously to prevent performance deterioration, then storage reliability is improved, but response time to job signals increases

Engineering Contradiction:
Improvestorage performanceVSAvoidresponse time
Core Design Contradiction:
ReliabilityVSLoss of time

Solution Approach 1:

By dividing the storage area into partitions and executing Trim commands sequentially, the system can complete Trim processing for one partition and immediately respond to job signals without waiting for entire storage area Trim completion. This segmentation reduces the time loss while maintaining storage performance through systematic partition-by-partition processing.

Inventive Principle:
Principle #1Segmentation

3Reliability

If Trim command is executed on entire storage area at once, then storage performance is maintained, but device complexity increases due to resource management

Engineering Contradiction:
Improvestorage performanceVSAvoidresource management complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

Dividing the storage area into partitions simplifies resource management by allowing independent Trim execution for each partition. This segmentation reduces device complexity as each partition can be managed separately with its own Trim timing and resource allocation, rather than managing the entire storage area as a single complex unit.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS11614908B2Image forming device performing trim processing on storage area
Publication Date: 2023.03.28 CANON KK
  • US11614908B2 patent drawing
  • US11614908B2 patent drawing
  • US11614908B2 patent drawing

AI summary

An apparatus includes a nonvolatile semiconductor storage having a semiconductor area and configured to execute erasure processing based on information about a storage area in which unused data is stored in the semiconductor area in a case where the information is received, and a controller having one or more processors which execute instructions stored in one or more memories, the controller being configured to notify the semiconductor storage of the information, cause the semiconductor storage to stop the erasure processing by reception of a signal related to a job while the semiconductor storage is executing the erasure processing, and transmit a response signal for the signal related to the job to the semiconductor storage.