Passive SRAM Write Assist Using Cell Resistance
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Current SRAM write assist techniques consume excessive area and power, leading to increased costs and limited performance improvement due to functional limitations and interface constraints between SRAM and peripheral control circuitry.
Innovation Solution
Passive SRAM write assist techniques, which involve implementing resistance in the SRAM array or bitcells to adjust voltage levels differently for each memory cell, reducing power consumption and improving write margins without active control circuitry.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If active write assist techniques are used, then write margins are improved, but power consumption and area increase
Solution Approach 1:
The patent applies self-service by enabling memory cells to automatically adjust their write margins through self-adjusting write assist circuits that detect cell weakness and activate compensation mechanisms without external control, allowing the system to self-optimize write reliability while minimizing power consumption
Solution Approach 2:
The patent implements local quality by providing individualized write assist to only those specific memory cells that exhibit write margin deficiencies, rather than applying uniform write assist to all cells. This is achieved through cell-specific detection and compensation circuits that target only weakened cells, thereby improving overall write margin reliability while consuming less power compared to global write assist approaches
2Reliability
If active write assist techniques are used, then write margins are improved, but device area increases
Solution Approach 1:
The patent applies merging by integrating write assist functionality directly into the existing memory cell structure, combining the write assist transistors and control logic with the core memory cell components. This integration eliminates the need for separate write assist circuitry, thereby improving write margins while minimizing additional area overhead
Solution Approach 2:
The patent implements universality by designing write assist circuits that serve multiple functions: they detect cell weakness, provide compensating current, and maintain normal memory operation. The same circuit structures perform both storage and write assist functions, reducing the need for dedicated write assist components and thereby minimizing area consumption while improving write margin
3Area of stationary object
If traditional SRAM write operations are used, then area and power are minimized, but write margin is insufficient
Solution Approach 1:
The patent applies dynamics by implementing adaptive write assist that dynamically adjusts its operation based on real-time cell conditions. The write assist circuits remain dormant during normal operation and only activate when write margin deficiency is detected, providing dynamic optimization of write reliability without permanent area or power penalties
4Ease of operation
If peripheral control circuitry interfaces are used, then write control is achieved, but SRAM operating speed is limited
Solution Approach 1:
The patent applies taking out by extracting the write assist control logic from the peripheral control circuitry and embedding it directly within the memory array. This removes the interface bottleneck between peripheral controllers and memory cells, enabling faster write operations while maintaining ease of control through the integrated self-detection and self-adjustment mechanisms
Applied Scientific Principles
This section explains which scientific principles are used to turn an abstract innovation direction into a practical engineering solution.
Function Achieved in This Case
Passive write assist enhances SRAM performance by reducing power consumption and area requirements, improving write margins, and decreasing complexity compared to active write assist methods, while maintaining reliable read and write operations across varying cell conditions.
Implementation Method 1
a resistor, R, having a resistance that passively changes a voltage level supplied to the memory cell
Data Source
AI summary
Passive write assist passively improves SRAM performance (e.g., write margin speed) while reducing manufacturing costs (e.g., die area, packaging) and operating costs (e.g., power consumption, cooling) associated with active write assist schemes. Passive write assist may be implemented in peripheral circuitry or embedded in an SRAM array or even in each array cell or bitcell. For example, one or more memory cells may be converted to provide passive write assist to a plurality of other memory cells. As another example, each memory cell may independently implement passive write assist using one or more high resistive contacts to couple to the array power supply, resulting in the array voltage level being changed by different amounts in different memory cells according to cell variations.