Patterning Stack Optimization via Simulation
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
The existing process for defining a patterning stack in device manufacturing is time-consuming and expensive, requiring extensive experimentation and failing to consider metrology and etching processes until a late stage, making it difficult to achieve optimal performance.
Innovation Solution
A method and apparatus for optimizing the patterning stack by defining a function that measures the impact of patterning stack variables on pattern transfer, using a hardware computer system to vary these variables until a termination condition is satisfied, thereby optimizing material and thickness for robust performance across lithographic, metrology, and etching processes.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If extensive experimentation is used to define a patterning stack, then optimal performance can be achieved, but the process becomes time-consuming and expensive
Solution Approach 1:
The patent applies preliminary action by performing metrology and etching process optimizations in advance during the patterning stack definition phase, rather than discovering performance issues later. The system predicts process outcomes and adjusts patterning stack parameters beforehand, preventing costly iterative experimentation and reducing overall development time while maintaining optimal performance
Solution Approach 2:
The patent implements feedback mechanisms by using simulation and prediction models to evaluate patterning stack performance across multiple processes simultaneously. The system provides real-time feedback on how changes in patterning stack variables affect lithographic, metrology, and etching outcomes, enabling informed decision-making without extensive physical experimentation
2Reliability
If metrology and etching processes are considered late in the design process, then device manufacturing can proceed, but optimal performance cannot be achieved
Solution Approach 1:
The patent merges the optimization of lithographic, metrology, and etching processes into a unified patterning stack design framework. By simultaneously considering all three processes during the definition phase and using integrated simulation models, the system achieves coordinated optimization that reduces overall process complexity and improves performance without requiring separate, iterative design cycles
Solution Approach 2:
The patent applies parameter changes by systematically varying patterning stack variables (such as layer thicknesses, materials, and optical properties) to find optimal settings that satisfy requirements across lithographic, metrology, and etching processes. The simulation-based approach efficiently explores the parameter space to identify configurations that achieve robust performance without increasing design complexity
3Productivity
If traditional patterning stack definition process is used, then manufacturing can proceed, but cost-effectiveness is reduced
Solution Approach 1:
The patent uses copying by creating virtual models and simulations of the patterning stack and manufacturing processes. Instead of relying on expensive physical prototyping and trial production runs, the system replicates process behavior through computational models, allowing virtual testing and optimization that significantly reduces material costs and manufacturing expenses while maintaining productivity
Data Source
AI summary
A method of tuning a patterning stack, the method including: defining a function that measures how a parameter representing a physical characteristic pertaining to a pattern transferred into a patterning stack on a substrate is affected by change in a patterning stack variable, the patterning stack variable representing a physical characteristic of a material layer of the patterning stack; varying, by a hardware computer system, the patterning stack variable and evaluating, by the hardware computer system, the function with respect to the varied patterning stack variable, until a termination condition is satisfied; and outputting a value of the patterning stack variable when the termination condition is satisfied.