Framed Payload Error Correction via Redundant Bit Permutations
Find Innovative SolutionsGenerate Solutions
Solution Overview
Problem
Wireless communication systems employing diversity schemes face challenges in accurately identifying and correcting errors in redundant data frames, particularly due to errors occurring at different bit positions in multiple data streams, which can lead to corrupted payloads and reduced data integrity.
Innovation Solution
A frame error correction circuit that compares bit positions across redundant data streams, identifies inconsistent positions, and uses permutation tables to reassemble and correct data frames by calculating and verifying error checking codes, ensuring data integrity and accuracy.
Engineering Contradictions & Design Principles
Engineering Contradiction Analysis
1Reliability
If diversity communication schemes transmit redundant data frames through multiple channels, then the reliability of data transmission is improved, but the complexity of error identification and correction increases
Solution Approach 1:
The error correction process is segmented into distinct functional blocks: a data interface circuit for receiving frames, a bit position comparison circuit for identifying errors, a frame permutation assembly circuit for reconstructing frames, and a frame error checking circuit for validation. This segmentation allows each component to perform a specific function, reducing overall system complexity while maintaining high reliability through redundant frame processing
Solution Approach 2:
A permutation table serves as an intermediary data structure between the bit position comparison circuit and the frame permutation assembly circuit. The permutation table stores pre-calculated bit position mappings that facilitate efficient frame reconstruction without requiring complex real-time computation, thereby reducing the complexity of the error correction mechanism
2Reliability
If bit positions of redundant data frames are compared to identify errors, then data integrity is improved, but the processing time increases
Solution Approach 1:
The permutation table is pre-populated with valid bit position mappings before error correction is needed. This preliminary action allows the frame permutation assembly circuit to quickly reconstruct candidate frames by simply looking up pre-validating bit positions, significantly reducing the time required for error correction while maintaining data integrity
Solution Approach 2:
The bit position comparison circuit focuses its analysis only on specific bit positions where errors are likely to occur, rather than examining every bit in every frame. This localized approach to error identification reduces processing time while still ensuring comprehensive data integrity verification through the permutation and validation process
Data Source
AI summary
A frame error correction circuit may identify and correct errors in data frames provided to a receiver as part of a diversity communications scheme. The frame error correction circuit may further align the data frames so that the data frames can be compared. The frame error correction circuit may perform a bit-wise comparison of the data frames and identify inconsistent bit positions where bits in the data frames differ from one another. Once inconsistent bit positions have been identified, the frame error correction circuit may access a permutation table of permutations of bits at the inconsistent bit positions. In some implementations, the frame error correction circuit uses the permutation table to reassemble permutations of the data frames. In various implementations, the frame error correction circuit performs a CRC of each permutation of the data frames, and provides a valid permutation to a network.