Payload Repository Command System for Low-Latency Execution

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Existing multi-threaded programs in multi-core systems face inefficiencies due to memory latency and cache utilization issues, particularly in accessing shared resources like RAM, which affect overall performance and execution speed.

Innovation Solution

A command system with direct and indirect modules that bind payloads with program delegates, flushing them from cache memory to minimize cache updates and optimize data transfer, using a payload repository to streamline communication and execution.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Productivity

If multi-threading is used to enable parallel execution on multi-core systems, then program execution speed is improved, but memory latency and cache conflicts increase

Engineering Contradiction:
Improveprogram execution speedVSAvoidmemory latency
Core Design Contradiction:
ProductivityVSLoss of time

Solution Approach 1:

The system pre-loads data into cache memory before it is actually needed by the CPU. When a read request is made, the data is already in the cache, eliminating the latency of fetching from external memory. This preliminary action resolves the contradiction by preparing data in advance, so parallel threads can access it immediately without causing memory latency delays.

Inventive Principle:
Principle #10Preliminary action

Solution Approach 2:

The patent introduces a command module as an intermediary between the CPU and cache memory system. This module intercepts read requests, checks if data is already in cache, and retrieves it if present, thereby mediating the interaction between parallel threads and the memory system. This intermediary prevents cache conflicts by managing data retrieval efficiently, allowing multi-threading to maintain high execution speed without suffering from cache contention delays.

Inventive Principle:
Principle #24Intermediary (Mediator)

2Speed

If cache memory is used to speed up data access, then CPU access speed is improved, but cache memory is an extremely limited resource

Engineering Contradiction:
ImproveCPU access speedVSAvoidcache memory capacity
Core Design Contradiction:
SpeedVSQuantity of substance

Solution Approach 1:

The system changes the parameter of data retention in cache memory from transient to persistent by implementing a payload repository that stores payloads indefinitely until explicitly removed. This allows the same cache space to be reused by multiple threads over time, effectively increasing the usable cache capacity without adding physical memory. The command module manages this persistent storage, allowing fast CPU access to be maintained while efficiently utilizing limited cache resources through parameter changes in how data is retained and reused.

Inventive Principle:
Principle #35Parameter changes

3Productivity

If data is loaded into cache memory for CPU execution, then processing speed is improved, but cache updates create overhead and reduce efficiency

Engineering Contradiction:
Improveprocessing speedVSAvoidcache update overhead
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent extracts the cache update overhead from the critical execution path by implementing a payload repository that bypasses the traditional cache update mechanism. Payloads are stored in this separate repository and retrieved directly when needed, rather than requiring cache invalidation and reload operations. This extraction removes the complexity of cache updates from the data flow, allowing high processing speed to be maintained without the overhead of managing cache coherence and updates in multi-threaded environments.

Inventive Principle:
Principle #2Taking out (Extraction)

Data Source

PatentUS20250278364A1Method and system for efficient communication and command system for deferred operation
Publication Date: 2025.09.04 OXIDE INTERACTIVE LLC
  • US20250278364A1 patent drawing
  • US20250278364A1 patent drawing
  • US20250278364A1 patent drawing

AI summary

A method and system for efficiently executing a delegate of a program by a processor coupled to an external memory. A payload including state data or command data is bound with a program delegate. The payload is mapped with the delegate via the payload identifier. The payload is pushed to a repository buffer in the external memory. The payload is flushed by reading the payload identifier and loading the payload from the repository buffer. The delegate is executed using the loaded payload.