PBCH Timing Indication via DMRS Sequences and Polar Code Interleaving

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

In wireless networks, particularly in New Radio (NR), there is a challenge in efficiently indicating timing information, such as SS block timing and System Frame Number (SFN), due to limitations in carrying sufficient bits within the DMRS and NR-PBCH payload, which affects synchronization and access to the network, especially when multiple beams are involved.

Innovation Solution

The proposed solution involves designing sequences for DMRS timing indication, including cell-ID and timing-based DMRS sequences, and polar code interleaving patterns to enable efficient timing indication through PBCH design, allowing for half-frame timing indication and SFN detection without requiring full decoding of the PBCH, and utilizing a 2-stage scrambling mechanism for the PBCH to identify SS blocks and SFN.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Loss of information

If timing information is carried explicitly in the NR-PBCH payload, then sufficient timing bits can be transmitted, but the decoding complexity and latency increase

Engineering Contradiction:
Improvetiming informationVSAvoiddecoding complexity
Core Design Contradiction:
Loss of informationVSDevice complexity

Solution Approach 1:

The timing information is segmented into two parts: SS block timing (3 bits) is carried implicitly through DMRS sequence variations, while remaining timing bits (SFN and other timing information) are carried explicitly in the NR-PBCH payload. This segmentation allows critical timing information to be obtained with lower complexity while maintaining complete timing accuracy.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The DMRS sequence is designed to carry timing indication information before PBCH decoding is performed. By preliminarily indicating timing information through DMRS sequence variations (based on SS block index), the receiver can prepare for subsequent PBCH decoding with known timing context, reducing overall decoding complexity.

Inventive Principle:
Principle #10Preliminary action

2Loss of information

If 3 bits of SS block index are carried by DMRS sequence changes, then timing indication capacity is improved, but the reliability of PBCH detection may be affected

Engineering Contradiction:
Improvetiming indication capacityVSAvoidPBCH detection reliability
Core Design Contradiction:
Loss of informationVSReliability

Solution Approach 1:

The timing indication function is segmented between DMRS sequence (carrying SS block index) and PBCH payload (carrying remaining timing bits). This segmentation allows the DMRS to provide timing indication capacity while the PBCH provides reliable timing information, with the two working complementarily rather than competitively.

Inventive Principle:
Principle #1Segmentation

Solution Approach 2:

The DMRS sequence acts as an intermediary that carries partial timing information (SS block index) without directly carrying the full timing payload. This intermediary role allows timing indication to be provided through sequence variations while maintaining separate, reliable PBCH transmission for complete timing information.

Inventive Principle:
Principle #24Intermediary (Mediator)

3Loss of time

If low-latency timing indication is achieved without full PBCH decoding, then access speed is improved, but the complexity of designing reliable timing indication mechanisms increases

Engineering Contradiction:
Improveaccess latencyVSAvoidtiming indication design complexity
Core Design Contradiction:
Loss of timeVSDevice complexity

Solution Approach 1:

Critical timing information (SS block index) is segmented and placed in the DMRS sequence for immediate access, while less critical timing information (remaining SFN bits) is placed in the PBCH payload. This segmentation enables low-latency access to essential timing data without requiring full PBCH decoding, while the overall design remains systematic and manageable.

Inventive Principle:
Principle #1Segmentation

Data Source

PatentUS12057935B2PBCH timing and aspects of polar code design
Publication Date: 2024.08.06 IPLA HLDG INC
  • US12057935B2 patent drawing
  • US12057935B2 patent drawing
  • US12057935B2 patent drawing

AI summary

PBCH design may affect timing indication in a wireless network and polar code interleaver design, among other things. Mechanisms may indicate half frame timing though de-modulation reference signal sequence initialization, de-modulation reference signal mapping order, or de-modulation reference signal resource element location.