PCIe CEM Connector Sideband Management via USB Mode Switching

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current approaches do not provide effective sideband management support for high-speed connectors like USB 2.0, which is essential for efficient information handling systems.

Innovation Solution

An information handling system with a host system including a processor and a management controller communicatively coupled via a PCIe CEM connector, enabling out-of-band management and selectively enabling communication through a USB interface based on power states and mode configurations.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Adaptability or versatility

If a PCIe CEM connector is used for sideband management, then management functionality is enabled, but high-speed communication support (USB 2.0) is not provided

Engineering Contradiction:
Improvesideband management functionalityVSAvoidcommunication speed
Core Design Contradiction:
Adaptability or versatilityVSSpeed

Solution Approach 1:

The PCIe CEM connector is configured to support multiple functions including both traditional sideband management and high-speed USB 2.0 communication. The host-side subsystem can selectively enable different modes (UART, USB 2.0, GPIO) based on the connected card type, making the connector universal and adaptable to various communication needs without requiring separate physical connectors

Inventive Principle:
Principle #6Universality (Multi-functionality)

2Speed

If USB mode is enabled on the host-side subsystem, then high-speed communication is available, but CEM terminations are not engaged

Engineering Contradiction:
Improvecommunication speedVSAvoidconnection reliability
Core Design Contradiction:
SpeedVSReliability

Solution Approach 1:

The host-side subsystem dynamically switches between different operational modes (UART mode, USB 2.0 mode, GPIO mode) based on the detected card type and system state. This dynamic reconfiguration allows the system to optimize for either connection reliability (engaging CEM terminations in UART mode) or communication speed (enabling USB 2.0 mode) as needed

Inventive Principle:
Principle #15Dynamics

3Reliability

If CEM terminations are engaged, then connection reliability is ensured, but high-speed USB communication is disabled

Engineering Contradiction:
Improveconnection reliabilityVSAvoidcommunication speed
Core Design Contradiction:
ReliabilityVSSpeed

Solution Approach 1:

The system dynamically controls the engagement state of CEM terminations and USB mode based on operational requirements. When high-speed communication is needed, the host-side subsystem disables CEM termination engagement and enables USB 2.0 mode, thereby achieving both connection reliability and high-speed communication at different operational phases

Inventive Principle:
Principle #15Dynamics

Data Source

PatentUS11748288B2Discovery and safe enablement of high-speed management interface via PCIe card electro-mechanical connector
Publication Date: 2023.09.05 DELL PROD LP
  • US11748288B2 patent drawing
  • US11748288B2 patent drawing
  • US11748288B2 patent drawing

AI summary

An information handling system may include a host system including a processor and a management controller communicatively coupled to the processor and configured for out-of-band management of the host system. The information handling system may also include a Universal Serial Bus (USB) interface communicatively coupled to the management controller via a Peripheral Component Interconnect Enhanced (PCIe) card electro-mechanical (CEM) connector. The host system may implements a host-side subsystem configured to engage CEM terminations in response to a USB mode of the host-side subsystem being disabled and the host-side subsystem being in a main power state and selectively enable communication to and from a USB host of the host system via the PCIe CEM connector based on the USB mode of the host-side subsystem.