PCIe Interface Clock Margining for Elastic Buffer Control

Resolve Bottlenecks,
Find Innovative Solutions
Generate Solutions

Solution Overview

Problem

Current interface devices, particularly those using PCIe standards, face challenges in optimizing transmission parameters such as clock frequency and skip ordered-set intervals to prevent buffer underflows and overflows, leading to inefficiencies in data transmission and reception.

Innovation Solution

The implementation of an interface device that dynamically adjusts clock frequency ranges and skip ordered-set intervals based on buffer status information from both the local and connected interface devices, using a spread spectrum clocking scheme and skip ordered-set generator to optimize transmission parameters and prevent buffer overflow or underflow.

Engineering Contradictions & Design Principles

VSEngineering Contradiction Analysis

1Reliability

If fixed transmission parameters are used for data transmission, then device complexity is reduced and operation is simplified, but buffer overflows and underflows occur leading to degraded performance and increased electromagnetic interference

Engineering Contradiction:
Improvedata transmission reliabilityVSAvoidparameter adjustment mechanism complexity
Core Design Contradiction:
ReliabilityVSDevice complexity

Solution Approach 1:

The patent applies dynamics by transitioning from fixed transmission parameters to dynamically adjustable parameters. The interface device continuously monitors buffer status (fill levels) and adaptively modifies transmission parameters including clock frequency ranges and skip ordered-set intervals in real-time based on actual link conditions, preventing buffer overflows and underflows while maintaining optimal performance

Inventive Principle:
Principle #15Dynamics

Solution Approach 2:

The patent implements parameter changes by systematically varying transmission parameters such as clock frequency ranges and skip ordered-set intervals based on buffer status monitoring. When buffers approach overflow or underflow thresholds, the device adjusts these parameters to maintain reliable data transmission, directly addressing the reliability improvement while managing complexity through structured parameter adaptation

Inventive Principle:
Principle #35Parameter changes

2Productivity

If transmission parameters are dynamically adjusted based on buffer status, then buffer overflows and underflows are prevented improving performance, but device complexity and control mechanism complexity increase

Engineering Contradiction:
Improvedata transmission efficiencyVSAvoidbuffer monitoring and parameter adjustment system complexity
Core Design Contradiction:
ProductivityVSDevice complexity

Solution Approach 1:

The patent implements feedback by establishing a closed-loop control system where buffer status (fill levels) is continuously monitored and fed back to the parameter adjustment mechanism. This feedback enables the device to detect when buffers are approaching critical thresholds and automatically adjust transmission parameters accordingly, maintaining high data transmission efficiency while managing complexity through systematic feedback-driven control

Inventive Principle:
Principle #23Feedback

Solution Approach 2:

The patent applies self-service by enabling the interface device to autonomously monitor its own buffer status and automatically adjust its transmission parameters without external intervention. The device serves itself by detecting performance degradation trends and independently optimizing its operation, improving productivity while containing complexity within the device itself

Inventive Principle:
Principle #25Self-service

3Object-affected harmful factors

If spread spectrum clocking scheme is used with dynamic frequency adjustment, then electromagnetic interference is reduced, but complexity of clock signal management increases

Engineering Contradiction:
Improveelectromagnetic interference levelsVSAvoidclock signal control complexity
Core Design Contradiction:
Object-affected harmful factorsVSDevice complexity

Solution Approach 1:

The patent implements parameter changes in the clock signal domain by dynamically adjusting clock frequency ranges as part of the spread spectrum clocking scheme. Based on buffer status monitoring, the device modifies clock frequency parameters to reduce electromagnetic interference while maintaining data transmission integrity, managing complexity through integrated clock control that coordinates with buffer monitoring

Inventive Principle:
Principle #35Parameter changes

Data Source

PatentUS11546128B2Device and computing system including the device
Publication Date: 2023.01.03 SK HYNIX INC
  • US11546128B2 patent drawing
  • US11546128B2 patent drawing
  • US11546128B2 patent drawing

AI summary

Interface devices and systems that include interface devices are disclosed. In some implementations, a device includes a transceiver configured to transmit and receive data, a lane margining controller in communication with the transceiver and configured to control the transceiver to transmit, through a margin command, to an external device, a request for requesting a state of an elastic buffer of the external device, and control the transceiver to receive the state of the elastic buffer of from the external device, and a port setting controller adjust a clock frequency range of a spread spectrum clocking scheme based on the state of the elastic buffer.